Adaptation of magnetic bubble memory in a standard microcomputer environment by Hicklin, Michael S. & Neufeld, Jeffrey A.
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1981
Adaptation of magnetic bubble memory in a
standard microcomputer environment
Hicklin, Michael S.

















ADAPTATION OF MAGNETIC BUBBLE MEMORY






Thesis Advisor: R- R. Stilwell




SKCuniTV CLASSiriCATlOM OF THIS ^ACe fWhmit 0«« Enlmfd)
REPORT DOCUMENTATION PAGE
\ nIpONT NUMaCM 2. OOVT ACCKtSiOM NO.
4. TITLE fmta Sublltlmi
Adaptation of Magnetic Bubble Memory in






* PCMFOffMIMa OnOANlZATION NAMC ANO AOOMCtS
Naval Postgraduate School
Monterey, California 93940





1 *eCl^ltNT"S CATALOG NUMBER
5. TYPE OF REPORT ft PEOtOO COWERED
Mas ter ' s Thesis
;
December 1981
• . Pe«FO«MINO ORG. REPORT NUMSCR
• . CONTRACT OR GRANT NLMSCRC*;
10. PROGRAM ELEMENT PROJECT T*S<AREA « WORK UNIT NUMBERS
12. REPORT OATE
December 1981
IS NUMBER OF PACES
U MONlTOHiNC AGENCY NAME * AOORCStC'/ aillarwnt tram Catttroltlni OHIe»)
Naval Postgraduate School
Monterey, California 93940
IS. SECUNITY CLASS, (ol Ihit r*>ortj
Unclas s if ied
rSa. OCCLASSIFICATION/ OOWNGRAOlNG
SCHCOULC
l«. OlSTRlSUTtON STATEMENT re/ tM« Ktptrt)
Approved for public release; distribution unlimited
17. DISTRIBUTION STATEMENT (ot (/•• •**«r«e( cfilcrvd In Block 30. II dllUrmnI Iram Hmport)
I*. SUPPLEMENTARY NOTES
19. KEY WORDS (Coniinu* art tmr»f »ldm tl naemaamtr fd Idonilly »r Mock nwmkor)
Magnetic bubble memory, microcomputer operating svstem,
CP/M-86, secondary storage media
20. ABSTRACT (Conilinio on ravara* aida // nococmmr antf Idotnltr kr klock mmtkot)
Magnetic bubble memory is a new digital storage
technology that offers many significant advantages over
currently existing secondary storage media. Bubble
memories, with high densities and relatively fast access
times, are non-volatile semiconductor devices that provide a
high degree of reliability in harsh environments. This
technology has the potential for a vital and unique role in
DO FORM
I jAN 7 , 1473 EDITION OF I NOV <• IS OBSOLETE
S/N a 102-0 14- $60
1
-^iCLA.'^f^Ty^"]^





both the civilian and military computing environments due to
the combination of characteristics exhibited by magnetic
domain devices.
This thesis presents an implementation of a magnetic
bubble device utilizing a conventional operating system,
Digital Research's CP/M-86, and a standard commercial 16-bit
microcomputer, the Intel iSBC 86/]2A. A fully operational
system capable of testing, evaluating and utilizing a
magnetic bubble device in a standard user environment is
presented .
DD Fornj 1473 UNCLASSinzD

Approved for public release; distribution unlimited.
Adaptation of Magnetic Bubble Memory
in a Standard Microcomputer Environment
by
Michael S. fjicklin
Captain, United States Marine Corps
B.S.M.E., University of Utah
Jeffrey A, Neufeld
Captain, United States Marine Corps
B.S.S.E., United States Naval Academy
Submitted in partial fulfillment of the
requirements for the degree of









.Magnetic bubble memcry is a new digital storage
technology that offers many significant advantages over
currently existing secondary storage media. Bubble
memories, with high densities and relatively fast access
timss, are non-volatile semiconductor devices that provide a
high degree cf reliability in harsh environments. This
technology has the potential for a vital and unigue role in
both the civilian and military computing environments due to
the combination of characteristics exhibited by magnetic
domain devices.
This thesis presents an implementation of a magnetic
buttle device utilizing a conventional operating system.
Digital Research's CP/M-86, and a standard commercial 16-bir
microcomputer, the Intel iSBC 86/12A. A fully operational
system capable of testing, evaluating and utilizing a
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Magnetic bubble memory is a new digital storage
technology that offers many significant advantages over
currently existing secondary storage mediums. Bubble
raencries, with high densities and reiauively fast access
tines, are non-volatile semiconductor devices that provide a
high degree of reliability in harsh environments. This
technology has the potential for a vital and unique role in
both the civilian and military computing environments due to
the combination of characteristics exhibited by magnetic
dcnain devices.
This thesis presents an itcplementation of a magnetic
bubble device (M3B-80) utilizing a conventional operating
syst=m (CP/M-86) and a commercial 16-bit microprocessor
(Intel 8086) . A fully operational system capable of
testing, evaluating, and utilizing a magnetic bubble device
in a standard user environient is presented.
There are four major phases inro which this thesis is
organized. The first phase will present an overview of
bubble domain devices tc provide an understanding and
evaluation of their potential applications as mass storage
lediums. Chapter II will describe the theory of magnetic

butble devices and the current state of magnetic dooain
Technology. Chapter III will present an evaluation of
bubfcls memory technology and utilization along with a
justification for the applicability of magnetic bubble
devices.
The second phase will address the low-level interface
requirements for the MBB-80 Bubbl-Bcard (produced by PC/M
Inc.) when interfacing with either the Intel 8080 or Intel
8086 microprocessor. The purpose of this phase will be to:
(1) verify the operational characteristics of the MBB-80;
and, (2) design and implement the low-level systems software
necessary to interface the operating system's I/O structure
with the magnetic bubble menoory ccntrcller.
The third phase will address the issues necessary to
implement the interface of the bubble memory system with the
operating system's primitive secondary storage access
routines. The tasks necessary in this phase are to: (1)
design a memory organization and management scheme for the
magnetic bubble memory; and, (2) design the interface such
that the magnetic bubble memory appears as a "standard" mass
storage device (disJc) to the host operating system.
The fourth phase is the actual interface of the MBB-80
Bubbl-Boards into the Ci/M-86 operating system. The
10

interfaces and designs developed in the second and third
phases are applied in this phase. A generalized,
tatle-driven, "basic input/output system" (BIOS) is
developed which will allow the utilization of MBB-80
Buttl-Boards (as "disks") by the Ct/H-SS operating system
along with conventional floppy and hard disJcs.
11

II. BACKGROONE OF EaSBLE MEMORIES
A. HAGNETIC BOBBLE DOMAINS
The entity known as the "magnetic bubble" has been much
talked about in the context of solid state memory
technologies. This section will present a description of
what a magnetic bubble domain is and will describe some of
its properties. No attempt will be made to present a
conprehensive explanation of magnetic substances or
magnetism, but rather the tasic theories of magnetic domains
will be put forth.
Certain elements and their alloys (Fe, Co, Hi, Gd and
Dy) along with other substances exhibit the well-known
property of magnetism or, more properly, f errcmagnetism
[Ref. 1: p. 619]. This property permits a material's atoms
to achieve a high degree of alignment despite the aroms*
tendency towards randomization due to thermal motions.
Adjacent atoms interact and ccuple into rigid semi-parallel
patterns. These patterns are known as ferromagnetic domain
structures and are localized within a specimen. Materials
can be cut such that their direction of magnetization is
along a single axis (viz., along one particular direction)
and are known as uniaxial f errcniagnets.
12

Several important properties of ferromagnetism are
exhibited when a magnetic sutstance is subjected to an
applied (external) field. First, a relative increase in the
external field of to 0.01 will cause a relative increase
in the substance's magnetic field of to 1000 [Ref. 2: p.
2]. This factor of 100,000 occurs primarily in a long, thin
saiple or in a closed ring of some form. Secondly, if a
sincle, thin, crystal sheet (film) of certain uniaxial
ferromagnetic materials is cut perpendicular to the axis of
natural magnetization (see Figure 2.1(a)), the domain
structure is found to be one of wavy, or serpentine, strips
having alternating directions of magnetization which are
perpendicular to the surface of the sheet [Ref. 3: p. 86].
It is the combination of these two properties which
supplies an environment for a magnetic bubble domain. A
thin crystal film as described above, in the absence of an
external field, will have a volume of serpentine strips
magnetized in one direction which eguals the volume of
strips magnetized in the other direction, resulting in zero
net magnetization. Open the application of an external
magnetic field perpendicular to the film, the strip domains
magnetized in the directicn of the field will increase in









Figure 2.1 (a) Serpentine Strips, (b) Magnetized Strips,
(c) Cylinders

[Ref. 3: p. 86]. This phenomenon is the result of the
process of energy minimizaticn and is shown in Figure
2.1(b). As the external field increases in strength, a
field value will be reached at which the shrinking domains
contract into circular cylinders; it is these cylinders
which are known as "magnetic bubbles." These cylinders are
shewn in Figure 2.1(c). A further increase in the field
will ultimately result in the total collapse of the
shrinking domains, leaving the film saturated (viz.,
magnetized in one direction only) [ Eef . 4: pp. 3-U].
The applied field, known as the bias field, is essential
for the stability of the bubbles within a substance. The
bias is typically on the order of 100-200 Oersreds (a unit
used to measure magnetic srrength) , which can be easily
provided by small, permanent magnets. This allows stable
bubble existence independent of any power source, which is
the foundation for non-volatile storage media. The bubble
itself is maintained by a combination of three forces. The
stable equilbrium of the domain is preserved by the
magnetization cf the bubble i-cself producing internal
magnetic pressure which opposes the squeezing force of the
applied field. The bubble domain maintains izs circular
shape because of the force of the magnetic surface tension
of the wall which surrounds the domain. [Ref. 2: p. 10]
15

clearly, the absence cr presence of a magnetic babble
domain can be used to represent a zero (0) or a one (1) for
data storage. However, there are several additional
reguirements which musx be met before this technology can be
considered for use as a data medium. One of these
properties is the mobility of magnetic domains. A bubble
will move towards any position which minimizes energy. Such
locations can be defined and created by having small,
reduced fields of external bias. Unbalanced forces acting
on the wall of the bubble will cause the bubble to move in
the direction of the reduced bias field. By laying out a
"track" of permalloy (nickel-iron alloy) on the magnetic
film and selectively altering the local bias on the track,
it is possible to move bubbles along a prescribed path. It
is important to note that, although this is similar to bits
on a magnetic tape, there are no mechanical, moving parts
involved as the bubbles move along this closed track. The
fact that the bubble domains are only a few microns in
diameter and may move at velocities in excess of several
meters per second can provide data rates in excess of
several megabits per second [Ref. 2: p. 10]. The remaining
requirements of a storage medium will be presented in the
next section. It will be seen that magnetic bubble domains
can meer these requirements as well.
16

B. BUBBLE DOHAIN DEVICES
This section will discuss the basic operations necessary
tc support bubble doraain devices. These operations include
bubble propagation, bubble domain generation and bubble
domain detection. Some basic bubble memory device
organizations will be presented along with the theory and
problems associated with these organizations.
The effect of a bias field on predefined tracks was
explained as the basis for bubble domain propagation. These
tracks are in fact analogous to conventional electrical
transmission lines in that the track carries a signal
(bubble) to various parts of the system. To meet the needs
of data storage it is necessary tc be able to "field access"
the propagation track (viz., access a specific location).
This implies multiple tracks (for more than one bit) on a
bubble domain device that are all controlled and
syrchronized by one external magnetic field applied to the
entire device. By rotating this field, known as the drive
field, a magnetic wave can be caused to travel through the
device. The bubble domains "ride" this magnetic wave and,
thus, propagation takes place [ Ref . 2: pp. 16-17]. Of
course, it is necessary to be able to make the bubble
domains change their direction of movement. Special
17

p<=riralloy circuits have been designed to provide this
furction. Straight trades in the form of "T-bar" circuits,
combined with special 90 degree and 180 degree corners, form
a basic storage array [Ref. 3: p. 87]. The "T" shape is
used because of the magnetic field effects found around the
Icr.g stem of the "T". Bubbles that move up this stem are
trapped under the crossbar. As the drive field rotates, the
bubble follows around the top of the "T", eventually moving
perpendicular to its original direction (see Figure 2.2).
The operation of bubble domain generation involves the
creation of bubbles (writing 1 bits) within the device.
Most generation is done by a process called nucleation. A
current of a few hundred milliamps, maintained for
approximately 100 nanoseconds, is used to create a localized
field in opposition to the bias field. This reverses the
magnetization on the film, which causes the creation of a
new bubble -- its size and position being finally stabilized
by the bias field [ Sef . 4: pp. 3-7]. It is noted that the
prccess of nucleation is temperature sensitive and an
implemented system must provide a means of varying the
gereration current to meet large temperature changes (failed
nucleation or multiple nucleations can occur) .
18
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Figure 2.2 "T" Bar Movement
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There are several approaches to the problem of bubble
domain de-cection, . or reading bits. One technique is a
non-dsstructive readout scheme. A magnetic domain has
associated with it a small magnetic field. As the bubble
passes a suitable sense aaplifier detector circuit, there
will be a small change in the resistance of the circuit due
to the magnetic field of the bubble. This detector is Jcnown
as a magneto-resistive sensor and has the advantage of being
a passive (no overhead) detection scheme. Unfortunately,
the "signal" that is measured, or read, is but a fraction of
the total power of the bubble domain. The second approach
is one of a destructive readout. The bubble domain is
side-tracked onto a special detection/generation track.
Here the full power of the domain is sensed (causing the
destruction of the bubble if one is present) for a stronger
readout signal. The bubble (if present before readout) must
now be re-generated and returned to the storage track [Ref.
5: p. 41]. This re-nucleation obviously requires more power
and more supporting devices than the passive readout
schemes.
The operations possible with magnetic bubble domains can
result in a wide variety of architectures for bubble
devices. Some of the more sophisticated designs will be
20

presented in Section D cf this chapter. In explanation of
the first, and simplest, bubble domain device will be
discussed here.
An analysis of the magnetic device from a top-level view
reveals a basic structure as seen in Figure 2.3. All
devices will correspond to this structure and, by some
means, implement the functional blocks as seen in this
figure. Only the function of redundancy management was not
discussed in the above sections. This is basically the
issue of how manufacturing techniques result in a certain
chip yield (viz., the useable portions of each bubble chip).
It is sufficient to say that various mechanisms are
available to provide redundant storage capability in a
device and to keep a map cf this redundancy. One method
will be discussed in Chapter IV, Section A.
Magnetic bubble devices are serial storage devices with
block access capabilities. They are similar to conventional
electromechanical media, but with several major differences.
Bubbles can be stepped and started at the bit level while
most devices are blcck-or iented at a larger data volume.
Bubbles do not have mechanical addressing aids like
start-of-tape, disk tracks and sectors or optically-sensed
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Figure 2.3 Sasic Magnetic Device Functions

data is necessary. It is the chosen means of addressing
that influences the device design of bubble storage.
The simplest magnetic bubble domain device uses the
shift register organization. This is depicted in Figure
2.4(a). Bubble domains rotate around a fixed, closed loop
with a simple generator and detector circuit. Average
access times require propagation of a bubble through half
th€ register. Transfer rates are dependent en serial
bit-by-bit transfer through the detector. This simple
device points out the three operational characteristics
(which the shift register does not address efficienrly) that
influence the design of bubble devices: (1) need for high
data density; (2) fast access time; and, (3) fast transfer
rates.
The major/minor loop chip organization depicted in
Figure 2.4(b) was the first attempt to address the need for
improvement in these characteristics. This scheme is
basically one of block transfer between the miner storage
Iccps and the niajcr operational loop. Bi-directional
transfer gates allow a block of data equal (in bits) to the
number of minor loops to be transferred to/from rhe major
loop in a single operation. Transfer of all bits in











Figure 2.4 (a) Shift Register Architecture,
(b) Major/Minor Loop Architecture

b<=tw€€n the major loop and the minor loops. The minor loops
rotate in synchronization with the major loop. The major
loop makes one revolution to perform its operation, then the
data on the major loop is read tack to, or written into, the
miner loops. This clearly has the advantage of being a
simple, aasy-to-build device that provides some degree of
increased data storage and access times. However, this
device, implemented as a single entity, still suffers from
s'=rial readout and slow external transfer rates.
The next section will digress to discuss the history and
development of bubble domain device technology. It is
presented merely as a historical perspective to provide the
context for the discussion cf architecture and technology in
Section D of this chapter.
C. HISTORY ABD DEVELOPMENT
Bubble domain devices are a relatively new technology.
The discovery of garnets, a glasslike substance, in 1956,
allowed the fabrication cf an environment condusive to
magnetic domains. In 1959, the first bubble and serpentine
domains where observed in certain ferromagnetic substances.
A. H, Bobeck, of Bell Telephone Laboratories, presented the
first description of bubble devices at the 1967
International Magnetics conference. Bubble domains were
ignored at that time. [Ref. 6: p. 3]
25

The debut of the bubble dcmain cccured in 1969, when
Bobeck, at the INTERMAG conference, updated his 1967
presentation. He clearly showed the feasibility of
controlled bubble propagation in a shift-register device,
along with bubble generation, replication and detection.
For the first time, bubble domains were seen in the context
of mass memory media. The technical interest generated at
that conference soon had an effect on the business
cominunity.
Eell Systems, where the first bubble devices were
designed, utilized this technology for repertory dialers,
voice message recording and fixed-head-file replacement.
Hitachi was the first company to announce a magnetic bubble
meircry product (Oct 1975) which was an 18-chip, 32K byte
unit intended for office machines. Hewlett-Packard guickly
followed with applications in desktop calculators.
Texas Instruments introduced the first general purpose
bubble device in 1977. This is a 92K bit memcry module
which they utilized in their portable terminals. It is
interesting to note that at this time several of the largest
seiiconductor memory manufacturers (Intel, Signetics,
Rockwell International and National Semiconductor) entered
th€ arena of bubble devices.
26

The early 1980»s have brought the advent cf 1M byte
buttle davices with transfer rates in excess of 800
Kbits/sec. A detailed analysis and compariscn of the
different memory technologies and applications will be
presented in Chapter III. The historical development of
buttle memory devices can be referenced to the basic
characteristics and operations presented in this chapter.
The driving inpetus has been en providing denser packaging
(more bits) , faster access times and higher transfer rates.
All cf these factors have been necessarily constrained in
the context of marketability and manufacturing costs. These
considerations have produced many newcomers into the field
along with revolutionary designs and architectures for
magnetic bubble devices. However, the development of a new
technology that must simultaneously compete with established
technologies (semiccnductcr, disk) has proven to be a
limiting factor in the advancement of magnetic bubble
devices (TI and National withdrew from the market in 1981
for reasons cf profitability)
.
D. CURRENT TECHNOLOGY AND AECHIT2CT0BE
The attempt to improve the performance characteristics
of bubble domain devices has proceeded along three distinct
paths. First, has been the improvement of the components
27

making ap the bubble device itself (viz., sense amplifiers,
garnet substrates, etc.)* Secondly, there has been much
effort directed at finding an optimal architecture for the
basic major/miner loop organization. Finally, the extensive
use of support circuitry and sophisticated controllers is
presenting a more siuplified logical view (as seen
externally) of magnetic bubble devices.
The design of physical components for the bubble devices
is inherently coupled to the issues of magnetism, field
electronics and garnet manufacture. An extensive discussion
of these topics, however, is not within the sccpe of this
thesis. Therefore, only mention cf the areas cf work in
current research will be made here. The coil drivers, as
originally described, produced a sine wave which propagated
bubble domains throughout the device. These sine waves,
which start and stop precisely, are difficult to implement
at a low cost and have, therefore, been replaced by devices
that generate triangular or trapezoidal wave forms [Ref. 5:
p. '^1]. Bubble detection, whether destructive or
non-destructive, has non-trivial current requirements for
the sense amplifiers. A reduction in the number of and
power requirements for current sources is a primary goal of
detection circuit design. Finally, the issue cf high bit
23

density per unit cost, as in all memory devices, is being
addressed by new garnet substrates. The work in this area
has the goal of reducing the size of the bubble domains and
putting as many tracks as possible on a chip while avoiding
inter-bubble interference [Ref. 7: p. 63]. Current
technology is supporting 1 Mbit devices with areas of less
than one square centimeter and with a bubble domain diameter
of two (2) microns.
The first bubble domain device architecture, the shift
register, suffered from two main inadequacies: (1) a single
defect in the shift register chain resulted in a bad chip;
and, (2) data just entered had to be cycled through the
entire shift register chain to be read, resulting in slow
data access. The ma jor/minor Icop design addressed these
problems. Data is generated in a major loop, circulated,
read and rotated back -co be restored in the original minor
loop positions. Shorter cycle times are achieved if this
need to restore data is removed. This idea was incorporated
into the "block replicate" architecture. This is a
multiloop arrangement where the minor loops communicate with
a read track via replicate/transfer gates, allowing reading
without disturbing the miner loop data (see Figure 2.5).
Erasure is accomplished by activating transfer without
29

















Figure 2.5 Block/Replicate Architecture
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replicate. A separate write track allows block data to be
written to the ainor loops via transfer-only gates. The
idea behind the replicate/transfer gate is that a bubble
domain is replicated (by splitting or nucleating a new
butble) and then transferred to the read track for
processing by the detector. The conventional major/minor
locp design did this one bit at a time on the major loop
whereas the block/replicate design replicates, in parallel,
all the minor loop bits in a block.
The physical makeup of bubble domains and their
resulting interactions requires that minor loops have bubble
doaains two (2) bits apart (viz., an empty position between
every position where there could be a domain)
.
Consequently, a major loop or read/write tracks could only
generate on every ether cycle, that is, they would cycle
once uselessly while the minor loops cycled to bypass the
empty positions on the major locp. Data can be read on
every cycle by splitting the data storage into odd bits
(loops) and even bits (loops) [Ref. 3: p. 95]. This
architecture is depicted iz Figure 2.6. To perform a write
operation, the entire block is generated in both write
tracks. The odd and even generate tracks are aligned






























































place. To perform a read operation, the replicated gates
are activated on the odd and even storage loops. The two
tracks are one bit apart so that the odd and even tracks are
interlaced as they go to the detector/ providing a read on
every bit position.
All the multiloop architectures use redundancy to solve
the problem of defects in chip manufacturing. Exxra storage
capacity is provided on the chip by having more minor loops
than are actually required to meet the device memory
capacity. Bad loops, normally discovered in factory
testing, are located and put into some form of a map.
Defective loop addresses are usually stored in a PROM within
the bubble controller cr in seme cf the redundant loops
themselves. [Ref. 3: p. 87]
To become an econcmically practical and versatile
device, it is essential that bubble memories present a
functionally simple and logical view to potential users.
Much effort has been put forth in the area cf support
circuitry which handles the low-level functions involved
with the management of bubfile devices. The biggest addition
to the support circuitry has been in the area cf bubble
memcry controllers. These controllers (which are usually
40-pin HMOS devices) provide bus interface, generate all
33

systGin timing and contrcl, maintain memory address
information and process the user's external software
requests and commands to the bubble devices [ Ref . 8: p. 57],
The conceptual purpose of the controller is to make the
magnetic bubble memory lock like a peripheral tc the host
computer. The sense amplifiers used for derection have been
incorporated to include multi-channel capabilities (viz., to
handle parallel readouts from mere than one device to allow
high data transfer rates) . This results in a logical memory
organizarion which can span "n" devices, where "n" is the
number of bits in the host system's word size or data bus
size. Data protection and save-circuitry have been provided
to prevent bubble ccnxamicaticn in the event of a power
less, which can lead to a situation where loops are not
rotated back to their starting point. This is necessary for
correct addressing. The controller, utilizing a bad-loop
map, also automatically substitutes redundant loops for bad
Iccps on a chip.
The current architecture and technology of bubble domain
devices are influenced by the need to compete with existing
secondary memory devices. Consequently, much effort is
being put into both the physical manufacturing of the bubble
devices as well as into the logical architecture and user
34

intsrfaca. It is clear that any architecture lust allow
magnetic bubble memories tc be easily interfaced to existing
coirputer systems.
The next chapter will provide an analysis and comparison
of magnetic bubble devices to current memory technologies,
with particular emphasis on the specific strengths and
weaknesses of magnetic devices. Applications for magnetic
devices will also be discussed in depth.
35

III. APPLICABILITY CF MAGNETIC BDBBLE MEMOBIES
A. COMPARISON OP MASS STOBAGE TECHNOLOGIES
Magnetic bubble memories should not be considered to be
in direct competition with existing, well-established forms
of non-volatile storage. Bather, bubble memories should be
viewed as a secondary storage technology which can fill the
well known capacity/cost and performance/cost gaps in
conventional memory hierarchies.
In Figure 3.1 are plotted the areas inhabitable by a
wide range of memory technologies. As can be seen in Figure
3.1, there is a large gap between core technology and
fixed-head disk technology. At present, attempts to fill
this gap are being made by electron-beam accessed memories
(EEAM) , charge-coupled devices (CCD) and magnetic bubble
memories (MEM) . Although EBAM probably has the lowest
potential cost per bit cf the three technologies, it
reguires fragile vacuum components which severely limit
applications.
CCD technology has not sufficiently surpassed dynamic
RAM technology to become preferable from either an economic
or a performance standpoint. Currently, CCD memory access
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these of semiconductor BAM (70-2000 nanoseconds) . An
additional disadvantage of CCD memory is its susceptibility
to alphaparticle radiation. As is the case with RAM
technology, as memory densities have increased, the
capacitance needed to store the charge for each bit has
decreased, making it mora prcbable that an alphaparticle
strike will cause a soft error. [Ref. 9]
Magnetic bubble memories, en the other hand, have the
advantages of non-volatility, higher density and lower cost
per bit over CCD and RAM technologies, and the advantage of
solid-state technology over EBAM. Evaluation of the
performance of magnetic bubble memories is usually
accomplished utilizing the same parameters as those used for
evaluation of floppy disk devices. Valid comparisons can be
made between the performances of the two technologies
because of their common roles as secondary storage
technologies.
Magnetic bubble memories are organized as shift
registers for block access, with the natural block size,
referred to as a page, being egual to the number of minor
loops. Access to data is accomplished by shifting bubbles
in the minor loops and transferring the appropriate page to
the major loop. The data is then read or written by
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shifting bubbles around the lajor loop. This organization
allows for th€ computation cf both a seek time and an access
time to parallel disk performance measures of the same
names.
The seek time of disk systems is normally taken to mean
the time it takes tc move the read/write head to the track
containing the desired data. This is analogous to rotating
the minor loops in a magnetic bubble device to place the
desired page on the major loop. Seek time for a bubble
memory device is, therefore, dependent on the number of
shifts reguired in the miner loops and the shift rate of the
device. Current bubble memory architectures contain from 64
tc 4096 pages in the miner loops and have a relatively
ccimon shift rate of 100 KHz [ Bef . 10: p. 29]. Taking
worst case to be a complete rotation of the minor loop at 10
microseconds per shift results in worst case seek times of
6. a - 41.0 milliseconds. Assuming half of these values to
be an average yields average seek times of 3.2 - 20.5
milliseconds.
Combining this seek time with the time reguired to
rotate to the first bit of data in the read or write track
yields the da-ca access time fcr a magnetic bubble device.
By assuming an average major loop size of 144 bits (the
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actual major loop size of the TIB0203 92K bit device) and
applying the shift rate of 100 KHz, a worst case read/write
delay time of 1.44 milliseconds is obtained. Comtining this
delay with the previously ccmputed seek time results in
average access times of 3.92 - 21.72 milliseconds for
magnetic babble devices, which is considerably faster than
the average access times of 115 - 500 milliseconds for
floppy disk devices. [Ref. 11: p. 1]
The data transfer rate for a magnetic bubble memory is
determined by the number of bits per page, rhe shift rate of
the device and the number of cycles required to transfer the
page of data out cf or into the device. Basic transfer
rates are 40 - 100 Kbits/second for individual magnetic
buhble device organizations. These rates may be greatly
improved by operating magnetic bubble devices in parallel
(mere than one device at a time). Bubbl-T€c*s HDC/HDB-11
system, for example, utilizes four 1M bit bubble devices in
parallel to attain a peak transfer rate of approximately 800
Kbits/second [Ref. 10: p. 2S]. Such uses of parallal
iiplemenraticns allow magnetic bubble systems tc achieve
transfer rates in excess cf those cf floppy disk devices
(125 - 500 Kbits/second).
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The solid-state nature of magnetic bubble devices is a
great contributing factor to their reliability. Since there
ar€ no moving parts, the maintenance normally associated
with electromechanical devices is avoided. An additional
characteristic of magnetic bubble technology is very low
error rates. Manufacturers* tests have produced hard error
rates of 1 in 1 trillion bits and soft error rates of 1 in 1
billion bits [Hef. 11: p. 2]. A hard error occurs when a
bit is read incorrectly during several consecutive read
operations. Soft errors occur when a bit is read
incorrectly en one read operation and correctly read on
subsequent operations.
The final area of evaluation deals with the physical
characteristics of the devices. Some additional properties
attributable to the solid-state nature of magnetic bubble
devices are low power requirements, light weight and
ruggedness. Magnetic bubble memories may be sealed from the
outside world and, thus, are immune to the effects of dust,
humidity, dirt and vibration. Like most other technologies,
however, magnetic bubble memories do suffer temperature
littitations. This limitation is due to the required
matching of the temperature coefficient of the chip garnet
to that of the permanent magnet. Currently, the specified
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operating tempsratur* range for most bubble devices is from
tc 50 degrees Celsius but ncn-cperating temperatures may
range from -40 ro ••85 degrees Celsius without loss of data
[Ref, 11: p. 2].
Magnetic bubble memory technology can provide a high
density, low power, rugged, reliable and non-volatile data
storage media. It is expected that the cost of bubble
memory devices will continue to decrease and their density
will continue to increase, making them an even more viable
alternative mass storage technology [Ref. 12: p. 38].
B. APPLICATIONS OF HAGNETIC BOEBLE MEHOHY
The variety of applications for magnetic bubble memories
is steadily increasing. As system designers begin to taJce
advantage of the properties of magnetic bubble memory
devices, increasing numbers of bubble memories are being
designed into sys-ams, added on as back-up storage or used
to replace other storage technologies. The variety of
applications for magnetic bubble devices includes word
processing, voice synthesis, portable terminals,
ccmmumications, numerical machine tool controllers,




The high performance and low cost of magnetic bubble
devices are the two major characteristics driving mosr of
the applications. Current prices for bubble memories are
roughly 100 millicents per bit with projected decreases to
less than 30 millicents per bit in mid 1982 [Ref. 10: p.
26], Access times of currently available bubble memories
are approximately ten times faster than these of movable
head disks and the data transfer rates of the two
technologies are comparable [Ref. 13: p. 53]. Some magnetic
buttle memory systems have, however, attained data rates of
96 Mbits/saccnd and a system addressability of 4096M bits
[Ref. 14: p. 141], Another performance advantage is the
sifple addressing scheme which reguires only an address and
a read or write signal. It is estimated that a bubble
menicry controller would have 1/4 to 1/2 the complexity of an
eguivalent disk controller [Ref. 15: p. 37].
Another major contributing factor to the increase in
applications of magnetic buttle devices has been the
development of custom interface and support circuits. These
integrated devices free the system designer from the need to
become intimately familiar with the electrical and magnetic
properties of bubble memories, thus, allowing mere time to
be spent on the system aspect of the application. There are
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alsc many complete magnetic bubble memory system assemblies
which can be plugged directly into DEC LSI-lls, Intel
MULTIBUS systems, TI 9900s, S-100 systems and STD-bus
machines [ Ref . 10:p. 26]. Custom constructed systems
require no separate chassis or power supply and can be
constructed entirely en printed circuit boards that can plug
directly into existing bus structures.
Research conducted by IBM (San Jose, California) has
indicated that magnetic bubble memories must have a capacity
of at leasr UM bits in order to challenge RAM devices on the
basis of cost. Bubble memory devices are approaching this
density with 1M bit devices currently en the market
(TIB1000, Intel 7110 and National NEM2011). Rockwell has
demcnstirated a 4M bit device developed under military
contract and Bell Labs has fabricated an experimental 11. 5M
bit bubble device which is only 1.3 inches square. [Ref. 9]
Since magnetic bubble memories are of a solid-state,
non-volatile technology, they are ideally suited for
portable applications as well as for providing additional
storage for traditional and parallel processing systems.
The compactness, low power requirement, quietness and low
maintenance requirement have made bubble devices ideal for
office equipment applications. Additionally, the ruggedness
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of the devices, when combined with the above
characteristics, makes them ideal for use in the harsh




IV. DESCRIPTION OF THE DEVELOPaENTAL SYSTEM
A. TIB0203 MAGNETIC BOBBLE MEMOBY
The TIB0203 magnet ic-tubble memory is a non-volatile,
92,304 bit, bubble memory chip. The chip is manufactured as
a 1U-pin dual-in-line package which contains the coils for
providing a rotating magnetic field, a permanent magnet to
maintain data storage and a magnetic shield structure. The
TIE0203 is designed as a conventional major/minor loop
architecture with 14U minor loops (circular shift registers)
of 64 1 bits each. Transfers of data to or from the single
majcr loop are done in parallel. The major loop contains
the detector circuits as well as the generate, replicate,
and annihilate control functions. [Ref. 16: p. 11]
Detection is accomplished in a passive scheme utilizing
two magneto-resistive elements. These elements are cut of
phase with each other and operate on alternate cycles (viz.,
alternately reading bit positions) . Noise produced in the
circuit due to circuit laycut, control pulses and from the
magnetic fields is reduced by cancellation when the elements
are used with a bridge circuit and an external differential
amplifier. [Ref. 16: p. 14]
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Generation of bubble domains is done via nucleation as a
specified current pulse is sent through the generate loop.
Transfer-in is accomplished as follows: (1) a data string
egual in length to the number of minor loops (called a page)
is generated; (2) this string is shifted such that the first
bit is positioned over the first ainor loop; (3) the
transfer gates are energized. Each of the 641 minor loop
page positions is useable. Transfer-out is accomplished in
the reverse manner. Once a page is on the major loop it is
eligible for one of two operations in a serial bit-by-bit
manner: replicate or annihilate. [Hef. 16: p. 11]
A replicate operation causes the bubble domain to bs
stretched, then split in twc with one bubble diverted to the
detector and the other diverted back ro the majcr loop and
sutseguently to the miner loop for storage. This procedure
provides for a non- destructive readout. Annihilation is
provided by transfering the bubble domain off the majcr loop
and into the detector track where it is propagated off the
chip.
The chip is manufactured with 157 minor loops, which
provides a redundancy of 13 minor loops. Defective minor
loops are identified at the factory and a map is printed on
the device before shipment. The map has the addresses of
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defective loops printed in hexadecimal and it is the
rasponsibili-cy of the controller to prevent xhe use of these
bad loops, [Ref. 16: p. 12]
The coil drive for the TIB0203 uses triangular wave
forms generated from two orthogonal coils that are driven 90
degrees out of phase. A cycle is the -ime required for the
magnetic field to rotate 360 degrees. Minor loops are
spaced two bits apart with one bit separation on the major
locp. Therefore, all major loop operations are performed at
half the drive frequency. The drive frequency for the
TIE0203 is 100 KHz. [Ref. 16: pp. 13-1U]
The TIB0203»s components and specifications are
ccirpletely described in Reference 16, the "TIB0203
Magnetic-Bubble Memory and Associated Circuits Manual."
Operating characteristics, bloci^ diagrams and environmental
conditions for the function timing generator, sense
amplifier, function driver, coil driver and thermistor are
also included in this manual.
B. PC/M MBB-80 BUBBLE MEMORY SYSTEM
MBB-80 Bubbl-Board is the registered trademark of a
magnetic bubble device marketed by Eutbl-Tec, a division of
Pacific Cyber/Metrixs, Inc., located in Santa Clara,
California. The MBE-80 is a complete bubble memory storage
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system designed to fce comfatible with all 8-bit and 16-bit
micrccomputers that utilize Intel's MULTIBUS architecture.
The board provides 92,30U eight-bit byres of ncn-volatile
memory as well as all required ccntrcl logic and buffering
necessary to interface to the MULTIBUS system.
The entire system is contained on one multi-layer,
printed-circuit board. The printed-circuit board has the
standard MULTIBUS dimensions and requires one card-cage slot
on the MULTIBUS. The board is built around eight (8) of the
TIE0203 bubble memory devices described in the preceding
section. All necessary support chips are included en the
single board. The functions cf the controller are provided
in hardware and include the following primitive commands:
Fill Buffer Read Multiple Pages
Empty Buffer Initialize
Write Single Page Read Status
Read Single Page Enable/Disable Interrupt
Write Multiple Pages Reset
Host interface with the contrcller is via memory-mapped I/O,
using sixteen (16) consecutive user-defined locations in the
CPU address space. The MSB controller can be set to
recognize any sixteen consecutive addresses en a 16-line or
20-line address bus. These sixteen addresses correspond to
sixteen registers in the bubble memory contrcller which are
utilized to read status information, set MBB-80 board
configurations and perform read/write operations.
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The MBB-80 typically consumes less than 20 watTs of
power. Voltage requirements consist of +5 volts at 1.5
amperes, +12 volts at 200 miliiamps and -12 volts at 700
milliamps. Logic is provided to protect stored data during
power-up, power-down and when unexpected power failures
occur. The MBB-80 can operate in a temperature range of
to 50 degrees Celsius. Ihe magnetic environment is less
than 20 Oersted at the bubble device and the board weighs 18
ounces. A complete description of the MBB-80, its
printed-circuit board layout and schematic diagrams are
ccrtained in Reference 17,
C. DEVELOPHENTAL STSTEH
The INTELLEC Double Density Microcomputer Development
System (INTELLEC DD MDS) with an iSEC 86/12A single-board
computer, an iSBC 202 double density disk controller and the
CP/M-86 (version 1.0 as modified by Reference 18) operating
system (hereafter referred to as CP/M-86) is the host system
for this implementation. This system is located in the
Microcomputer Laboratory at the Naval Postgraduate School,
Monterey, California, and will be described in greater
detail in the next section. This hcst system was found to
have a severe inadequacy in the area of software development
tools. The current CP/M-86 operating sysrem had no
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interface to a printer. Ihe CP/M-86 resident text editor
(EC) consists of relatively primitive commands which do not
allow a wide range of text manipulation. For these reasons
an alternative system had to be chosen for use in software
development.
The text editor chosen was the screen-oriented editor of
the Altos acSD Pascal (Version 1.4b) system. Required Intel
8080 and Intel 8086 assembly language programs were written
in files created utilizing the Pascal system editor. The
overall efficiency of software development was greatly
enhanced by the use cf this editor. Once a file was
coirpleted, it was transferred to the Altos CP/M-80 (Version
2.2) system by executing the 8080 assembly language program,
CPXFER, which executes under Cr/M-80 (hereafter referred to
as CP/M) . CPXFER is a Naval Postgraduate School (NPS)
Microcomputer Laboratory utility program that provides for
the intersystem transfer cf formatted files between the
Altcs CP/M and Pascal operating systems.
Once transferred to the CP/M system, Intel 8080 and 3086
assembly language programs could be assembled utilizing the
standard, CP/M resident, Intel 8080 assembler (ASM) or Intel
8086 cross-assembler (ASM86) , respectively. Errors
encountered during asseicbly could be corrected utilizing the
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CP/M resident editor (TED) and a corrected copy of the file
transferred back to the Pascal system for purposes of
consistency. Once a program is successfully assembled it is
ready to be transferred to the INTELLEC DC MDS for
execution.
The Intel 8080 or 8086 executable files (.COM or .CMD
respectively) are transferred to the INTELLEC DD MDS by
utilizing the NPS Microconiputer Laboratory utility program
called SDXFER for intersystem transfer of files between the
single density INTELLEC MDS and the INTELLEC DD MDS. Files
can be transferred directly from any CP/M compatible disk,
on either drive of the single density MDS, to any CP/M
compatible disk on either drive of the double density MDS,
utilizing SDXFER.
All complete assembly language programs are maintained
on the Altos UCSD Pascal system disks only. The Altos CP/M,
double density MDS CP/M and double density MDS CP/M-86
system disks contain only executable files.
D. IflPLEMENTATION HOST SYSTEM
The final implementation utilizes the previously
mentioned host system ccnsisting of an INTELLEC Double
Density MDS system and iSBC 202 disk controller, both under
the control of an iSEC 86/12A single-board computer, and the
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CP/M-86 operating system. Initial low level bubble memory
testing was conducted utilizing the INTELLEC DD MCS and its
resident Intel 8030 microprocessor. After initial testing
of the device, all remaining development, testing and
implementation utilized the iSBC 86/12A and its Intel 8086
microprocessor instead of the Intel 3080.
The INTSLLEC DD MDS is a coordinated, complete computer
system designed around the Intel 8080 microprocessor. The
standard INTELLEC DD MDS system consists of an Intel 8080
microprocessor, two (2) 32K byte BkU memory modules, a
monitor program with six (6) fully implemented I/O
interfaces and a front panel control module, used to provide
a 256 byte bootstrap program, the ^ight (8) level bus access
control circuitry and a real time cloclc. These system
modules are contained in an eighteen (18) card chassis which
features the Intel MULTIBUS, which supports multi-processor
configurations and allows for "master-slave" relationships
between modules. The one addition to the standard system is
the use of an iSBC 202 double density disk controller module
to handle the dual floppy disk drives. [Hef. 19]
As previously mentioned, once past the initial testing
phase, the INTELLEC DC MCS sysxsm was operated with the iSBC
86/12A. This was accomplished by removing the two memory
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boards and the Intel 3030 CPU board and placing the iSBC
86/12A in a bus-master slot (an odd numbered slot) in the
INTELLEC DD MDS chassis. The iSBC 86/12A is a single-board
microcomputer based on the Intel 8086 16-bit microprocessor.
Included on the board are 64K bytes of dynamic BAM, three
programmable parallel I/O poms, programmable timers,
priority interrupt control, serial communications interface
and MULTIBUS interface control logic. £Ref. 20]
The CP/M-86 operating system utilized with the host
system is a product of Digital Research. The specific
operating system used was Version 1.0 with the modifications
made in Reference 18, CP/M-86 is a microcomputer operating
system for Intel 8086 based microcomputers. CP/M-80, the
predecessor of CP/M-a6, was designed for Intel 8080 based
microcomputers and, as nearly as possible, file
compatibility between CP/M-80 and CP/M-86 has been
maintained. CP/M-86 provides built-in utility commands and
transient system programs. Additionally, the user has the
ability to execute user-defined transient programs. The
system transient programs include a dynamic debugger
(DDT86) , a primitive text editor (ED) and an Intel
compatible assembler (A3M86) . [Ref. 18]
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The entire implementation host sysrea is located in the
Microcomputer Laboratory at the Naval Posxgraduate School,
Monterey, California. Each of the individual components of
the system (INTELLEC DD MCS, iSEC 86/12A and CP/M-86) is
described in great detail in the reference listed after the
discussion of the component.
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V. LOW-LSVEL BOBBLE DEVICE INTERFACE
A. INTEL 8080 IHPLEHENTATION
Prior to interfacing the MBB-80 Bubbl-Eoard with the
iSEC 86/12A, initial testing was conducted by interfacing
the MBB-80 with the standard INTELLZC DD MDS system and its
resident Intel 8080. The Intel 8080 was chosen for initial
MBE-80 testing because of the authors' familiarity with
Intel 8080 assembly language and because of the availability
and utility of the existing CP/M-80 operating system and
support programs (viz., DDT and TED),
Before any software interfacing or testing could be
attempted, the hardware interface between the MBB-80
Butbl-Board and the INTELLEC DD MDS system had to be
constructed and verified. This interfacing required the
modification cf power circuits within the MDS system and
necessitated the addition of a aanual power- protect switch.
The modification of power circuits was required to provide
the 0.550 amps at -12 volts required by the MBB-80
Butfcl-Board circuitry. The remaining power requirements of
the MBB-80, 1.0 amps at +5 volts and 0.12 amps at +12 volts,
are available on the standard MDS system's bus. The manual
power-protect switch was provided on an additional
56

development board and was required to protect the bubble
devices during normal power-up and power-down. Bubble
device contamination, as described in Reference 17, can
result if the bubble devices are accessed while rhe power
supplies are not within the specified tolerance of plus or
minus 3 percent. The manual switch provides protection only
during normal power-up and power-down. A more comprehensive
power-protect system will be needed to provide full
protection against inadvertant power loss in a production
system. [Ref. 17]
Software interfacing and testing of the MEB-80 was
conducted by writing and executing an Intel 8080 assembly
language program called DIAG80.ASM (a program listing of
DIAG80.ASI1 is contained in Appendix A) . This program
utilizes sixteen (16) consecutive addresses, beginning at a
program defined bubble memory controller base of 04000H, as
registers for communication with the MBB-80. The Inhibit
ROS/RAM signals provided by the bubble memory controller
allow the placement of the controller base address and the
sixteen registers anywhere in the on-board 64K bytes of RAM
not in direct conflict with CP/M-80 usage.
Initial attempts ax execution of DIAG80 resulted in
premature program termination. Attempts at debugging the
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prcgram by using DDT failed because single-stepping through
the program resulted in proper execution. Full-speed
exscutioHr however, continued tc result in premature
termination at unpredictable and unrelated points in the
program, indicating either a timing or a device
compatibility problem. Further investigation revealed that
the termination of execution was accompanied by a bus
timeout signal from the MDS system (the bus timeout signal
is initiated when a bus request is made and no
acknowledgment signal is received within a specified time
interval) .
Monitoring various signals with an oscillosccpe led to
the detection of an inconsistency between the monitored
signals and the specifications en the MBB-80 circuit diagram
provided in Reference 17. While checking the comparators
{utilized to determine if an address on the bus is that of a
bubble memory controller register) , it was determined that a
signal of some sort was present on pin 7 of each of the
three comparators. The circuit diagram indicated that these
pins should all be connected to the common board ground.
Upon contacting the designers cf the MBB-80, it was learned
that the circuit diagram currently being distributed was for
Version 3 of the MBB-80. The correct circuit diagram, for
Version D, was acquired and testing resumed.
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During subsequent calls to Pacific Cyber/Metrixs
personnel to confirm or question findings, it was learned
that some special-purpose circuitry was connected to the
cciparators. This circuitry had been included for a special
application design of the MEB-80 and was incorporated onto
all beards currently being distributed. He were given the
assurance of MBB-80 design personnel that this circuitry was
in no way affecting the operation cf our Eubbl-Board and
that we could verify this ty "grounding" pin 7 of all of the
ccmpaiators. Temporary "grounding straps" were placed on
all of the comparators to see if there was any affect on the
operation of the MBB-80. Subsequent attempts at executing
DIAG80 were all successful. Pacific Cyber/Metrixs personnel
were informed of our findings. As a result, the designers
of the MBB-80 are currently considering the inclusion of a
manual switch on future MEE-80 boards to allow the user to
select or bypass the special-purpose circuirry.
With DIAGSO.ASa executing properly, initial tesring of
the MBB-80 was continued. Information was written into and
read from pages of each device to verify that the bubble
devices were error free. Additionally, information was
written into the devices and power removed from the MBB-80.
The MBB-30 was left for a 24-hour period and then data
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retention was verified in each bubble device by reading back
the previously stored information. Operation of the MBB-80
was satisfactory and the lew-level read, write, controller
initialization and device initialization routines had been
verified to function correctly.
With initial MBB-80 interfacing and testing successfully
completed and the low-level routines verified, advanced
implenientation and testing with the iSBC 86/12A was begun.
The low-level routines were available for direct translation
into Intel 3086 assembly language and the DIAG80.ASM program
available as a model for future program construction.
B. OSE OF THE CP/M-80 HBB-80 DIAGNOSTIC PEOGBAM
The CP/M-80 diagnostic program, DIAGSO.ASM, was designed
and written for the purpose of testing the hardware
interface between the MBB-80 and the INTELLEC DD MDS system.
This program provides low-level routines which allow the
user to verify correct write and read operations to and from
the MBB-80. Although not originally intended to serve as
such, DIAG80 can also serv€ as a low-level debugging tool to
aid in systems program development.
DIAG80 is executed by executing the DIAG30.COM file
located on the CP/M-80 system disic. Execution will cause
the aBB-30 controller and all eight (8) magnetic bubble
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devices to be initialized in accordance with Reference 17.
The MBB-30 controller base (defined in DIAG30 by a constant)
must be set to 04000H utilizing the address selection
switches on the MBB-80. The program will then, at the
discrerion of the user, cause an eighteen (18) byte page to
be either written into or read from one of the eight
(8) magnetic bubble devices.
The user has the option of entering an "R" for a read, a
"Q" tc guit or a "W" or any other character for a write. If
the user-specified operation is to read a page, the user
will be prompted for the single-digit bubble device number
(0-7H) and the three-digit page number (000-280H) of the
page to be read. The contents cf the specified page will be
printed to the CRT along with the contents of the status
register. If the specified operation is to write an
eighteen (13) byte page, the user will be prompted for the
twc-digit hexadecimal value to be written in addition to the
bubble device and page number of the destination. The
twc-digit value given by the user will rhen be written into
all eighteen (18) bytes of the specified page. If the user
types a "Q", to guit, then the program terminates and a
return is made to the C?/M operating system. No error
checks are aade to verify correct entries by the user. If
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input values are outsids the specified ranges the program
will not function reliably.
C, INTEL 8086 INT2HFACE CCNSIDEBATIONS
The actual interface and implementation of the bubble
memory sysrem were accomplished utilizing CP/M-86 and the
iSEC 86/12A single-beard computer. Several local
modifications had to be made to the standard Intel iSBC
86/12A distribution board. The following description is
provided to allow the verification of a correct board
configuration when either duplicating this thesis work or
continuing research on this system.
The address select pins for the iSBC 86/12A were
configured to place the computer's on-board RAM in the
lowest 64K byta segment. Iherefore, address select switches
one (1) and eight (8) are "on"; all ethers are "off". The
following pairs of pins were connected together (jumpered)
to provide the necessary interface to the locally modifisd
Intense DD MDS system: 3-4, 5-6, 68-76, 79-83, 87-89,
92-93, 127-128 and 143-144. The above iSEC 86/12A
modifications are necessary for the correct operation of the
iSEC 86/12A within the Intellec DD MDS system and are not
necessitated by !1BB-30 Bubtl-Bcard requiremen-s.
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The memory acquisition circuitry of the iSBC 86/1 2A will
reference RAM on the iSEC 86/12A board for addresses 0-6UK
and onboard EPROM for addresses OFFCOO-OfFFFF (hexadecimal)
.
Any memory reference outside these two ranges will activate
the MOLTIBas acquisition circuitry. Consequently, bus
override commands, or inhibit signals, issued over the
MOITIBOS within the first 64K byte segment will have no
affect on the iSBC 86/12A*s RAM. This requires that the
MEE-80»s controller base be placed at an address outside of
the first 64K bytes. Since the MBE-80 controller utilizes
menicry-mapped I/O to sixteen (16) consecutive memory
locations, any 16 addresses that can be inhibited, will
suffice. It was decided to provide the user with the
ability to specify a segment base address for the MBB-80
controller in all of the CP/M-86 diagnostic (low-level
interface) programs. Since the MEB-80 can decode 20 address
lines, the controller's base address space can be placed
anywhere within the 1M byte address space that isn't
occupied by RAM or 2FR0M (which cannot be inhibited) . The
address specified to these programs must correspond to the
address set on the MBE-30 address select switch.
In addition to the MEB-80 controller memory address
assignment, the interrupt structure also has an affect on
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the iSBC 86/12A configuration. The MBB-80 has tao modes of
operation: single-page mode and multi-page mode. The
single-page mode, which requires no interrupts and was
implemented successfully or. the Intel 8080, also poses no
problem for the Intel 8086. The multi-page mode, however,
reguires that specific tiding requirements be met by the
host computer in ccmmunicating with the MBB-80 ccntroller.
During transfers of data, the host must respond to the
interrupts generated by tae MBB-80 every 160 microseconds
(signalling a completed transfer of one byte in a multi-byte
transfer) . These interrupts can be either generated over
the MULTIBUS as "hard" interrupts to the iSBC 86/12A or the
iSEC 36/12A can "poll" (read) the status register that is
within the address space of the MEB-80 ccntroller. A
detailed description of single-page mode, multi-page mode
and the required interrupts is given in Reference 17.
It was decided that the Intel 8086 implementation would
be accomplished in steps. Firs-c, a simple, single-page mode
program would be written utilizing the algorithms that were
tested in the Intel 8080 implementation. Since the
multi-page mode provides approximately four (4) times the
effective transfer rate of single-page mode (45 Kbits/sec
versus 11 Kbits/ssc) , it was deemed essential to utilize the
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multi-page mode of cperaticn in the final operating system
interface. This reguired a decision on the method of
detecting and servicing interrupts, which led to the
development of a multi-page mode program that could operate
in the "polling" mode or use interrupts generated over the
MDITIBUS. To handle interrupts over the MULTIBUS, an
additional modification was made to the iSBC 86/12A board:
pins 72 and 80 were jumpered tc allow IR1 (interrupt one) on
the MULTIBUS to be processed as interrupt type 16 within the
iSEC 86/12A microcomputer via the cn-board i8259
programmable interrupt ccntrcller (PIC). It was also
necessary to connect the IE1 interrupt on the MBE-80 board
itself, as described on page 2-3 cf Reference 17, which
causes MBB-80 generated interrupts to be sent over the
MULTIBUS on IR1. Along with the modifications to the
Intellec DD MDS power supply and to the MBE-80 board
detailed in Section A cf this chapter, all hardware
interface requirements have now been described.
D. INTEL 8086 IMPLEMENTATION
The implementation of the MEE-80 Bubbl-Eoard with the
Intel 8086 was divided into two phases, with each phase
having specific goals. The first phase was the
implementation of a progran which uses the single-page mode
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of operation on the MBB-80, where the tasic routines
developed in the 8080 implementation would be utilized. The
goal of this phase was to verify the successful operation of
the MBB-80 with the iSBC 86/12A hardware using the CP/M-86
operating system. The second phase involved the
implementation of a program which uses the multi-page mode
of operation utilizing either the polling mode or interrupts
generated over the MCLTI30S. The goals of this phase were:
(1) verify that the multi-page mode of operation works; (2)
determine which interrupt method is most desirable; and, (3)
prepare and test software routines that can be utilized in
the final operating system interface.
The single-page mode program, hereafter referred to as
DIAG86S, was designed as a complete Intel 8086 assembly
language diagnostic program for the MBB-80, requiring little
operator intervention (as opposed to DIAG80.ASM — the 8080
version) . The program will continuously test every byte in
each magnetic bubble device, recording all errors, until
execution is terminated by the user. Three basic functions
were to be tested: (1) initializing the MB3-80; (2) reading
frcm the MBB-80; and, (3) writing to the MBB-80.
The algorithms developed in DIAG80 for initializing the
MBE-80 controller and for reading and writing a physical
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buttle page (18 bytes) were net logically altered. A direct
translation of these routines was made from 8080 assembly
language to 8086 assembly language.
It was considered desirable to utilize the Intel 8086 's
segmentation features to allow the future use of the full 1M
byte address space available in the processor.
Conseguently , the simple "8080 memory model" was rejected in
favcr of the "compact memory model" which utilizes multiple,
user-controlled segments (see Reference 21, pages 7-9, for a
complete description of these models). Code segments (CS)
and data segments (DS) are used only for code and data
respectively, while the extra segment (ES) is used to
address the MBB-80 controller ports at a user-defined base
address (see Reference 22 for a description of &SM86 and
segments)
.
DIAG86S was written and tested. During debugging,
routine code and logic errors were encountered but no
problems relevant to this specific implementation were
discovered. Execution cf this program on rhe iSEC 86/12A,
under the CP/a-86 operating system, achieved all of the
stated goals for this phase of the 8086 implementation. A
coiplete listing of DIAG86S.A86 is contained in Appendix B.
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The inul-i-page mods prcgram, hereafter referred to as
DiaG86M, is a diagnostic program that performs the same
functional diagnostic tests as DIAG86S. In meeting the
stated goals of this phase in the Intel 8036 implementation,
several important issues were addressed. first, the
programming of suitable interrupt handling mechanisms to
service both MOLTIBOS and polled interrupts from the M3B-80
was necessary. Second, a method for evaluating the
desirability cf these methods was needed. Finally, the
routines that performed specific bubble memory functions had
to be in a form suitable for direct application in the next
step of this thesis, the implementation of the interface to
the CF/tl-86 operating system.
The two methods of handling interrupts are provided by a
conditional assembly variable in EIAGa6M. The boolean
status of this variable (documented in the code) determines
whether code is generated for a MULTIBUS interrupt or for
the polled mode of operation. For the MULTIBUS interrupt
(in addition to the above mentioned hardware modifications)
three steps are required: (1) set up the interrupt vector
in CP/M-86 low memory to handle the IH1 signal from the
MULTIBUS; (2) program a trap handler at this interrupt
vector; and, (3) programming the i8259 PIC to recognize and
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properly interpret the interrupt coming in over IR1. A
siirple semaphore, set by the trap handler and interrogated
by the bubble routines, is utilized tc signify the
occurrence of an interrupt from the MBB-80. The use of the
polled mode merely requires the interrogaticn of the
interrupt flag register at port offset OFH in the bubble
meicry controller.
Beth the interrupt mode and the polled mode were
successfully implemented. Execution times for complete
diagnostic runs were 47 seconds for both methods (timed with
a conventional stopwatch) , Due to the extra code and
hardware modifications required for vector initialization,
the decision was made to utilize the polled mode in the
CP/M-86 operating system interface. Although this approach
limits a future application with multiple processes
requiring priority interrupts, this approach is consistent
with the polled interrupt structure utilized by disk systems
that are generated and distributed with the CP/M-96
operating system by Digital Research. It should be noted
that the code and hardware modifications for the use of
interrupt vectors included in this chapter are completely
functional for future applications that require a
prioritized interrupt structure using the [lBB-80.
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The bubble memory initialization routine used in DIAG86M
is in the same form as that used in DIAG86S. However, the
read and write routines used in DIAG80 and DIAG86S are based
on using a physical, magnetic bubble memory, page number as
an addressable unit for each transfer. Therefore, the
foundation for the memory organization of the MBB-80 was
developed which would be compatible with that expected by a
CP/M dis)c structure. BIAG86M views the transfer as that of
a logical CP/M sector of 128 bytes. Since a physical bubble
page is 18 bytes and 128 is not an even multiple of 18, the
last sixteen bytes of each logical bubble "sector" (144
bytes) will be ignored (wasted) . A logical CP/M sector
consists of 8 bubble pages of which the last 16 bytes on the
last page of a bubble "sector" are not used. There are 640
bubble pages per device (chip) , so there are 80 logical CP/M
sectors (as well as 80 bubble "sectors") on each bubble
device. The access of data on the Bubbl-Board now reguires
only a device number (0-7) and a "sector" number (1-80) on
that device. A routine to convert a "sector" number to a
starting page number of an eight page "block" was written
and tested. This routine takes into account the fact that
the multi-page mode reguires a "skew" factor of 322 on each
consecutive bubble page access. This skew factor allows the
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rapid access of pages without making complete shifts of the
maicr loops in. the magnetic babble devices. Mathematically,
the starting page number is computed as follows:
SPN = ( (SN-1) * 12 ) mod 64 1
;PN = starting page number (0-640)
;n = MBB-80 *»s€ctor" number n-78
lod = modulo division (remainder)
where Si
SN "secfo p VS)
an
"
A complete description of this "sJcewing" operation and the
necessary programming considerations is provided on page
3-13 of Reference 17.
DIAG86M was written, tesred and debugged in both the
interrupt mode and the polled mode of operation. Execution
of this program on the iSBC 86/12A, under the CP/M-36
operating system, achieved all of the stated goals for this
phase of the implementation. A complete program listing of
DIAG86M.A96 is found in Appendix C.
E. USE OF CP/M-86 MBB-80 CIAGNCSTIC PROGRAMS
DIAGa6S.A86 is a single-page mode, 8086 assembly
language diagnostic program for the MBB-80. Its purpose was
to verify the correct operation of the MBB-80 under CP/M-86
but it can be used as a functional diagnostic program.
Since it operates in single-page mode, no supporting




This diagnostic is invoked by executing the CIAG86S.CMD
file on the CP/M-86 system disJc. The program will print
appropriate messages and then request that the user key in a
four (U) digit, segment base address for the MBB-80
controller. Only four digits can be keyed in, followed by a
carriage return. Keying in more than or less than four
digits, or invalid hex digits (viz., not in the range 0-F)
,
will cause the printing of an error message and the user
will then be asked to re-enter the segment base address.
This segment base address consists of the high order 16 bits
of the 20-bit address that is physically set on the MBB-80»s
address select pins. The address keyed in must match the
HBE-80«s address and the MBB-80 must be plugged into the
INTELLSC DD MDS system with the power- protect switch
enabled. Selection of a base address must follow the
constraints as specified in Section C of this chapter. If
these procedures are not followed, the program will not
execute reliably (the program has no way of knowing where
the MBB-80 ccntrollsr has been physically placed in the
address space or if it is correctly pcwerad up)
.
The program will then begin the testing of every byte on
the MEB-80 board. Each divice will be tested, in turn, by
writing and then reading back a random pattern (byte) one
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page at a time. As each device is finished, a message so
indicating will be printed. Once all devices on the board
have been tested, a summary of errors (if any) for that pass
will be listed and testing will automatically continue.
When the user wishes to discontinue testing, the keying in
of any character followed by a carriage return will
terminate testing at the completion of the current pass.
Any errors encountered will be listed, indicating the bubble
device number (0-7 hex) , the bubble page number (000-280
hex), the byte number within the page (0-11 hex), the
pattern written and the pattern read back (in error) . The
occurrence of an error does net halt testing. Testing is
continuous until the user halts execution by console input.
When the program is halted, control automatically returns to
the CF/M-86 operating system.
DIAG86M.A86 is a multi-page mode, 8086 assembly
language, diagnostic crcgram for the JlBB-80. Its purpose is
to provide a production version of a diagnostic program
which runs under CP/M-86 and which can also be used to
verify the correct operation of an JlBB-80 Bubbl-Board.
DIAG86M is functionally equivalent to DIAG86S.Aa6, except
that DIAG80 runs in multi-page mode and thus, executes
approximately four times faster than DIAG36S.
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This diagnostic is invoked by executing the DIAG86M.CMD
file on the CP/M-36 system disk. This program presents the
same messages as DIAG86S and all instructions relevant to
DIAG86S apply to DIAG86M.
There are, however, some special notes regarding the
execution of DIAG86M. As explained in Section D of this
chapter, there are two possible versions of this program,
differentiated by a conditional assembly switch. One
version uses interrupts generated over the MULTIBUS, while
the other uses the polled mcde *hich interrogates the status
of the MB3-80 controller. The "sign on" message will
indicate which version is running. Since the polled mode of
operation is used in the final CP/M-86 interface, this
version is found on the system disk. The MULTIBUS vectored
interrupt version requires that the hardware modifications
to the JlBB-80 board's interrupt pins and the iSEC 86/12A*s
interrupt pins be made (as described in Section C of this
chapter) before program execution begins.
DIAG86M.CMD is the primary tool for performing
diagnostic testing of aBB-80 Bubbl- Boards. It also provides
a method of performing acceptance tests of newly purchased
HBE-80 Bubbl-Eoards. The user-specified base address for
the controller allows the testing of any MBB-80 that is
currently plugged into the INTEILZC ED MDS system.
Ik

71. CP/H-86 IHIEBFACE I MPLSHENTATION
A. BOBBLE DEVICE STORAGE 0BGANI2ATI0N
The CP/M-86 interface design consists of two parts: (1)
the implementation of the MBB-80 such that it will be
functionally equivalent to a floppy disk generated for the
CE/M-86 operating system; and, (2) the generation cf a basic
input/output system (BIOS) for the CF/M-e6 operating system
to include any combination cf disks and KBB-80 Buthl-Boar ds.
This section will describe how the MEB-80 Eubbl-Board
logical interface is made tc appear as a "standard" disk to
the CP/M-86 operating system.
CP/M-86, as does any CP/M system, uses two parameters
wh€n communicating with disk devices: tracks and sectors.
The MBB-80 uses two different parameters: pages and devices.
The translation of the 18 tyte, physical, bubble page to
that cf a 128 byte CP/M sector was described in Section D of
Chapter V. This organization configured the MBB-80 as
consisting of eight devices (0-7) , each with 80 "sectors"
(1-80) of 128 bytes/sector. The remaining problem is that
of mapping a CP/M track and sector tc a corresponding MBB-80
device number and an MBE-8C "sector" number.
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The BIOS in CP/M-86 has provisions for declaring the
nufflter of sectors per track on a given disk, as well as the
total capacity of that disk (which implicitly implies the
number of tracks) . It was decided that each MBB-80 "track"
would consist of 26 sectors, which is equivalent to the
nuffber of sectors per track of a CP/M-formatted
single-density disk. This guaranteed compatible, if not
optimal, use of the built-in CP/M blocking routines which
ar€ designed for tracks that have 26 sectors (or multiples
thereof)
.
Addressing each of the eight devices on the MBB-80
Bubbl-Board requires additional software in that each
individual device must be separately addressed when
accessed. Therefore, any logical storage organization that
caused the overlapping cf logical storage units from one
physical device to the next would have required additional
software and, thus, incur a performance degradation.
Ccnseguently , it was decided that any given JlBB-80 "track"
would be entirely contained on one device. Since there are
26 CP/M-86 sectors per track on a single-density disk and 80
"sectors" on an J1BB-80 device, there are 3 "tracks" per
device with 2 "sectors" net used (wasted) on each device.
Since there are 8 devices on an MEB-80 board, the total
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capacity of the MBE-80 used would be 78K bytes on 24
"tracks" with a total of 1UK bytes not used (wasted). This
firal storage organization is shown in Figure 6.1.
A method for mapping to this logical organization from a
CP/M-86 sector call or track call was needed. The track
mapping was the simplest. Mathematically, the device number
is computed as follows:
DN = TN div 3
where DN = HBB-80 device number (0-7)
TN = CP/M-86 track number requested
div = integer division (disregard remainder)
For reasons of efficiency, this translation was implemented
with tables rather than with arithmetic computations at the
assembly language level.
The sector mapping, however, presents a mere complex
problem. As can be seen in Figure 6.1, bubble "sector"
numbers range from 1-80 contiguously, across three "tracks",
on each MBB-80 device. CP/M-86 uses a range cf sector
numbers between 1 and 26 on each track for a single-density
disk. Given a requested CP/M-86 sector and track number,
th€ corresponding MBB-80 "sector" number is computed.
Mathematically, the "sector" number is computed as follows:
SN = (26 •* (TN mod 3) ) SEC
where SN = MBB-80 "sector" number (1-78)
TN = CP/M-86 track number requested
aod = modulo division (remainder)
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Again, for reasons of efficiency, this translation was
implemented via tables rather than computed with the
assembly language. The term "(26 * (TN mod 3))" is derived
in the table lookup at the same time that the CP/M-86 track
is being translated to a bubble device number.
Given an M3B-80 "sector" number (1-78) , the physical,
starting bubble page number can be computed (rhis routine
was developed during and is explained in the Section D of
Chapter V) . For convenience, the formula for computing the
physical, starting page number is repeated here:
SPN = ( (SN-1) * 12 ) mod 64 1
where SPN = starting page number (0-640)
SN = flBB-80 "sector" number (1-78)
mod = modulo division (remainder)
The computation of the physical, starting page number was
implemented with ari-hmetic statements and repetitive
structures in the assembly language.
B. CF/H-86 BIOS CONSIDERATIOMS
1 . Structured Standards for the BIOS
The CP/Il-86 operating system, as written by Digital
Research, contains three parts: the Console Command
Processor (CCP) , the Basic Disk Operating System (EDOS) and
th€ user-configurable Basic I/O Sysxam (BIOS) . The CCP and
BDCS portions of CP/M-86 occupy apprcximateiy 10K bytes and
are distributed as a single hexadecimal code file (CPM.HBb).
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Th€ CCP and BDOS communicate with physical devices via a
well-defined interface in the BIOS. This interface is a set
of call and return parameter conventions for the specific
functions used when the CCP and BDOS eommanicate with the
BIOS. The BIOS contains all device-dependent code. A
complete specification cf the functional operation of the
CCI and BDOS, along with -he description of the BIOS
interface, is contained in the CP/M-86 System Reference
Guide (Reference 21). This section will describe the
approach used in structuring a customized BIOS which
provides an interface to both conventional CP/M-86
peripherals and the MBB-80 uagnetic bubble device.
CP/M-86, as distributed by Digital Research, contains a
sauple, skeletal BIOS which can be utilized by a user to
configure a customized BIOS. This skeletal BIOS is written
in 8086 assembly language. A primary goal of this
implementation is to provide a BIOS that can te easily
modified and maintained. It was therefore considered
essential to develop a 3ICS that consisted of structured,
logically functional subroutines, within the constraints of
the CP/M-86 physical component interface requirements. It
was also considered necessary to provide adequate
documentation within the program code. All subroutine input
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and output parameters must be clearly defined. All modules
that call a subroutine are listed in that called
subroutine's documentation (in the code). The use of
external branches out of a subroutine is not allowed and all
subroutines terminate with a single "return" (viz., no
subroutine is allowed to "fall through" to another section
of code during execution) , Naming conventions for
constants, variables, labels and subroutines are consistent
and meaningful and all identifiers are located in
alphabetical order in logically-related sections for ease of
location.
Although the above rules may result in some
less-than-optimal execution structures from the viewpoint of
speed, maintainability and ease of modification are
essential goals. The primary purpose of this implementation
of a BIOS, to provide a useable magnetic bubble system, can
only be fully realized in a system that will allow for the
custom modification of the implemented hardware and the
supporting software.
2. Structured Approach to the BIOS
The CCP and BDOS portions of CP/M-86 are designed to
interact with dislcs . Typically, an implementation of a
specific disk unit, with a microcomputer running under
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CF/M-86, involves only cne kind of physical disk unit.
This, of course, results in the simplest BIOS. However, the
CCf and 3D0S, in interacting with the BIOS via a standard
interface, have a logical structure which will allow almost
any combination of physical devices to be implemented in the
BICS. The only requirement is thax the BIOS preserve the
standard interface to the rest of CP/M-36 . It is this
structural characteristic of the CF/M-86 operating system
that was found to be very useful in this implementation.
The interface between the portions of CP/M-86 that ars
relevant to this implementation concern the "logical disk"
interface. The CCP and BDOS are "aware" of up to 16 logical
disks, which CP/M-86 will address via the parameters disk
number, track and sector. It is this interface which must
be. preserved by any CP/M-36 BIOS implementation.
Additionally, this BIOS must support the combination of
standard floppy disk devices and MBB-80 Butfcl-Boards.
Conseguently , a structured approach is used within the BIOS
itself for this implamentation.
The BIOS is logically divided into four different areas:
(1) standard CP/M-86 interface jump vectors; (2) subroutines
which support communication with specific devices; (3)
tables which define the physical characteristics and
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configuration of the "disks"; and, (4) subroutines which
operate (without modification) on these tables (even though
th€ tables may be changed) .
This approach provides a table-driven BIOS. A BIOS of
this structure can be easily altered and allows for ease of
configuration modification. Subroutines that provide
specific device communications (viz., initialization, read a
sectcr or write a sector) must be written for each type of
device supported in the BIOS (a type is a specific
double-density disk, hard disk, M2B-80, etc.). Tables are
coded which describe the physical specifications of each
logical CP/M-86 disk (viz., number of sectors, directories,
capacity, etc.). Tables are also coded to provide the
necessary information to support the mapping of logical
CF/M-86 disk numbers to the required physical parameters for
a particular type of device (viz., oase addresses and
internal disk numbers). These tables are fully described in
Section D of this chapter.
Finally, the inclusion cf all configuration-dependent
information in the tables allows for ease of modification.
Provided that no new device tyT:es are generated (which would
require device-specific routines) , the configuration (number
and types of disks) can be changed entirely within the
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tables without modifying the BIOS code itself. These tables
are "included" into the EIOS code during assembly. A
coiplete description of the EIOS generation will also be
given in Section D of this chapter. All code in the BIOS
which requires device-dependent information to perforin its
task will be designed to operate directly on the tables.
This provides for a very modular implementation.
3. Jump Vector Interfaces
Entry to the BIOS frpm the CCP and BDCS is through a
jump vector. The jump vector is a sequence of 21 three-byte
jump instructions which transfer program control to the
individual BIGS entry points (subroutines) . Jump vector
elements are in a standard order required by CP/Jl-86. Ea-ch
BICS entry point corresponds to a specific function, or
task, to be performed by the BIOS for the CCP and 3D0S.
Each function has specific interface parameters (passed in
designated registers) which must be adhered to in any BIOS
iuplementation. All of these jump vectors, the BIOS entry
points and their associated parameters are given on pages
55-64 of Reference 21.
Many of the functions in the BIOS need not be
iaiplemented and are simply coded as a "return" (i.e., the
LISTOUT jump vector) . Other functions deal with table "look
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ups" within the BIOS on behalf of the CCP and BDCS. This
section will be concsrned with the jump vectors that require
"knowledge'* of specific physical disk devices. A complete
description of the CP/M-86 jump vectors is found on pages
59-61 of Reference 21.
The "INIT" jump vector's function is to perform all
initialization necessary for CP/M-86 that was not
accomplished in the BOCT BCM cr LCADER procedures. The
"INIT" jump vector must be modified to perform all device
initialization necessary. In this implementation, device
initialization consists of calling a subroutine that
performs initialization for all of the ilBB-80 Butbl-Boards
that are logically and physically part of the system.
Additionally, the default DMA address (20-bit, segment and
offset) must be converted and stored as a 16-l:it address for
all devices that require a 16-bit address (viz., the iSBC
202 disk controller) .
The jump vector called "SELDSK" has the function of
selecting a disk for the next read or write. The BDOS call
parameter is a logical disk number and the return parameter
is the disk parameter header (DPH) for that device. The DPH
is a standard table withic CP/M-86 (BIOS) which describes
the physical attributes of each disk and will be described
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in Section D of this chapter. These basic functions were
net altered. Additionally, however, upon selection of a
CF/M-86 logical disk number, it is necessary to perform
certain tasks. Given the logical disk number, a table is
used to determine the tvce cf device to which this disk
nuiiter corresponds. If the device is a floppy disk, a
mapping must be made to the physical disk number within the
floppy disk controller (0-3 on the iSBC 202 double-density
disk controller used in this implementation) . If the device
is an MBB-80, the base address for the memory-mapped I/O
ccntroller must be obtained. "SELCSK" must be modified to
perform these functions by subroutine calls and to store
this information for later use.
The jump vector called "HOME" has the function cf moving
a disk read head to its heme pcsiticn (track 0) . There is
no heme position for the MEE-80 Bubbl-Board. Consequently,
"HCME" must check the device type and if it is an MBB-ao,
the heme request is translated into a request to set the
track to zero (as required by CF/M-86)
.
The jump vector called "SETTRK" has the function of
setting the track for the next read or write. The track
nuiber is passed in as a parameter. CP/M-86 supports track
numbers in the range 0-55536. This allows the mapping of a
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wide range of CP/Il-86 track numbers directly tc physical
track numbers within disk controllers (viz. , no
translation) . However, the MEB-80 storage organization
requires the mapping of CP/M-86 track numbers to an MBB-80
device number and tc a "sector" offset within that device.
"SETTRK" must be modified to perform this function (by
subroutine call) and to store this derived information for
later use.
The "R2AD" and "WRITE" jump vectors have the function of
performing a sector read (cr write) tc (from) the specified
disk number at the specified track and sector. Normally,
these vectors perform the actual operation directly by
passing a channel command wcrd to the disk ccntrcller for a
single device. However, the MBE-80 requires entirely
different routines tc perform a read or write operation.
Therefore, "READ" and "WRITE" musT determine what type of
device is currently being utilized and than call appropriate
subroutines to perform MEB-8G reads and writes. The
routines that actually perform the non-standard device
(viz., MBB-80) read and wrire operations must also perform
all necessary low-level mappings. In this implementation,
the aBB-80 read and write subroutines will call en a sector
translation subroutine that will map CP/M-86 sector numbers
tc MEE-80 "sector" numbers.

It should be noted that all device-specific details have
been excluded from the jump vectors and coded within the
device-specific subroutines. Jump vectors merely determine
what type of device is being used (via tables) and then call
appropriate subroutines. Although this BIOS implementation
is specifically for the iSBC 202 dis)c controller and the
MBE-80 Bubbl-Board (as the two types of logical disks) , it
can be easily modified to include any other type of disk
device or magnetic bubble system as well. Operations that
ar€ dependent on a specific device type are isolated in
specific subroutines. As described above, maintainability
and ease of configuration modification have been designed
intc the structure of this BIOS implementation for CP/M-86.
C. OSE OF THE CP/H-86 aBB-80 FCBMAT FEOGBAfl
ME80FMT.A86 is a multi-page mode, 8086 assembly language
program which formats the MBB-80 Butbl-Board to meet IBM
compatibility standards. This format is the required format
for "new" CP/M-86 disks and consists of the hex pattern "E5"
in every data byte of the disk. The program uses the
multi-page polled mode to write the pattern to the MBB-80
.
This format program is invoked by executing the
MB80FaT.CMD file on the CP/M-86 system disk. The program
will print appropriate messages and then request that the
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u£€r key in a four-digit, segment base address for the
MBE-80 controller. Only four digits should be keyed in,
followed by a carriage return. Keying in more or less than
four digits, or invalid hex digits (viz., not in the range
0-F) , will cause the printing of an error message and the
user will then be asked to re-enter the segment base
address. This segment base address consists of the high
order 16 bits of the 20-bit address that is physically set
on the i!BB-80»s address select pins. The address keyed in
must match zhe MBB-80 controller's segment base address and
the J1BB-80 must be plugged into the INTELLEC DD MDS system
with the power-protect switch enabled. Selection of a base
address must follow the constraints as specified in Section
C cf Chaprer V. If these procedures are not followed, the
program will not execute reliably (the program has no way of
kncwing where the i13B-80 controller has been physically
placed in the memory address space or if it is correctly
powered up) ,
The program will then begin writing the hex pattern to
every byte on the llBB-80 board. No further operator action
is reguired. Each device (0-7) will be written to and, as
each device is formatted, a message so indicating will be
printed. Upon program completion, the "formatting complete"
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message will be printed and control will return to the
CP/M-86 operating system.
Since the polled mode is used to implement the
multi-page mode of operation, there are no special
considerations for running this program. The user-specified
base address for the controller allows the formatting of any
MBE-80 Bubbl-Board that is currently plugged into the
INTELLSC DD ilDS system. ME80Fi1T.CMD provides the only means
of preparing an MBB-80 Subbl-Board for use as a "disk"
within the CP/M-86 operating system.
D. CP/H-86 BIOS liPLEHENTATION
1. Modification of the Existing BIOS
The host CP/M-86 system, as described in Reference
18, contains a customized BIOS supporting a single iSEC 202
disk controller. This host BIOS is used to generate rhe
LCflDEE BIOS as implemented in both the host system's BOOT
ROM and LOADER program. The hcst BOOT ROM requires that a
physical iSBC 202 disk be present in drive number for boot
loading (tracks and 1). However, nc restrictions exist as
to the actual disk configuration that can be initialized and




The basic routines for console input and output
contained in the BIOS of Reference 18 were considered
acceptable for use in this iaipie mentation. All other jump
vectors either required modifications as described in the
preceding section or were not considered to be consistent
with the structured standards of this implementation.
Consequently, all of the jump vectors were re-coded.
The device-dependent routines supporting the iSSC 202,
found in Reference 18, were also incompatible with the
structured standards and goals of this implementation.
There was much redundancy acd inefficiency in the algorithms
and in the implementation as reflected in the code. In
addition, the indexing method for mapping error codes to
error messages for the iSEC 202 was found to be incorrect.
Therefore, all routines relating to the iSBC 202 were
re-written to perform correctly and to coincide with the
standards and structured approach of this implementation.
Obviously, the single iSBC 202 controller implementation of
Reference 18 was limited to a single disk device. The
implementation presented here is based on a table-driven
BICS that directly supports up to sixteen (the CP/M-86
maximum) disk drives which can be of two different types of
devices. This necessitated the development of an entirely
91

new BIOS structure which resembles the BIOS cf Reference 18
and the CP/M-86 distribution BIOS only in its preservation
of the required jump vector interface standards.
2. Disk Paraaeter Table
The tables which determine the physical disk device
characteristics of this CP/M-86 BIOS implementation are
ccr.tained in two separate files. One file contains the
specific device characteristics of each device, while the
other file determines the currently generated configuration
of disk devices.
The family of standard CP/M operating systems is
designed to accept a tatle-driven specification for the
physical characteristics of each logical CP/M disk device.
These tables are called "disk definition tables" and consist
of a disk parameter table fcr each disk generated as well as
the scratchpad work areas for the operating system. The
user is able to specify the number cf logical disks to be
generated (0-16), along with the characteristics of each
disk (each having a separate entry) . These characteristics
include: the logical disk number, first and last sector
number on each track, optional skew factor, blocksize, disk
capacity, the number of directory entries, checked entries
and the number of tracks to reserve for the operating
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system. These parameters are specified in a file.
Ncrmally, the same type of device has the same parameters in
every occurrence of that device type in the file. The only
parameter that changes for devices of the same type is the
Icgical disk number.
This file, containing the disk parameters, is used as
input to a CF/M-86 utility program called GENDEF. This
utility takes as input a file called filename. DEF and
produces an 8086 assembly language source code file called
filename. LIB. This output file contains the generated
buffers, tables and scratch work areas needed by CP/M-86 to
ccnuDunicate with each disk device. A complete description
of this disk parameter table generation and specification
procedure is included on pages 65-73 of Reference 21.
The file generated by the GENDEF program is used in an
ASH86 "include" statement (viz. , inserted into the BIOS
code) to be assembled within the BIOS. The disk parameter
definitions (to be input to GENDEF) used for this
implementation are included in the file DKFRM.DEF. This
definition allows for three "disks": two iSBC 202 floppy
disks and one MBB-80 "disk." If mere or less disks are
reguirad, this disk parameter table must be changed and a
new BIOS generated as described in a following section.
93

The disk definition parameters used in the BIOS of
Reference 18 for the iSBC 202 controller were used in this
iaplenientation. The disk definition parameters used in this
implementation for the MBB-80 were derived from the magnetic
bubble storage organization scheme. First and last sector
numbers were defined as 1 and 26, respectively. No skew
translation was specified in that the BIOS MBB-80
sector/track translation routines provide for this function.
A blccksize of 1024 was defined so as to resemble a
single-density disk. The capacity is 71K bytes as
determined by the physical storage scheme and accounting for
reserved operating system tracks. Space was reserved for 32
directory entries, which allocates the minimum space
possible for the MBB-80 directory. A checked entry of zero
(0) is absolutely necessary to indicate that the MBB-80 is a
non-removable media. Any directory checking will result in
read-only status settings for the MEE-80 since CRC check-sum
bytes are net provided for by the MB3-80 controller.
Finally, two "tracks" are reserved for the operating system.
This will aid in the implementation of an MEB-80 LOADER on
track and track 1.
94

3. Disk Confiqaration Tables
The DKPRH.DEF file contains information about the
physical characteristics of each logical device. Since more
than one possible device type may be generated in this
inplementation, it is necessary to map the CP/M-86 logical
device numbers and their associated physical characteristics
to the actual physical devices they represent. A set of
tables has been developed to accomplish this task and is
contained in the file called CONFIG. DEF. This file is also
an 8086 assembly language source code file which is included
into the BIOS during assembly. The configuration file is
entirely a product of this implementation and has no
relation to Digital Research's CP/M-86 distribution BIOS
code. A summary description of the CONFIG. DEF file entries
is contained in the CONFIG. DEF file itself. A complete
discussion of the tables will be presented here.
The first entry in the configuration file is the number
of logical disks defined. The identifier name in the file
is "num_log_di3k" and this entry is an equate statement.
The value of this label can be in the range 0-16 decimal but




The next entry is the device table. The identifier name
in the fila is "device_tabl€" and this table is a 0-16 byte,
one-byte per entry, table. This taijle describes the type of
each disk device in logical order from CP/Il-86 disk number
zero (0) to the highest CP/M-86 disk number generated (which
is "num_log_di3ks" minus 1)
.
A byte position, or
displacement, in the table corresponds to the logical
CF/M-a6 disk number (viz., byte offset 2 is the device type
entry for CP/M-86 disk number 2, if generated)
.
Each
logical CP/M-86 disk that is defined must have an entry in
this table indicating its device type. Therefore, the size
of this table, in bytes, will equal the number of CP/M-86
disks defined. The different device types supported in this
implementation each have a unique, hexadecimal, byte value
to identify them. These codes are defined in equate
statements at the beginning of the BIOS. The user will make
entries into this table using the equate constants
"disk_type" and "mbb80_typ€" , with each successive entry
separated by a comma.
Following -he device table is the disk logical table for
the iSBC 202 disk ccntrcller. The identifier name in the
file is "DK_logical_table" and this table is a 0-16 byte,
on€-tyte per entry, table. This table maps logical CP/M-86
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disk numbers (0-15 possible) to internal iS3C 202 disk
controller numbers. A single iSBC 202 controller can
address up to four disks (internally numbered 0-3)
,
A
specific BIOS configuration may assign the four iSBC 202
disks to any four CP/M-86 disk numbers in the range 0-15.
These CP/M-86 disk numbers musx be mapped to iSBC 202 disk
controller numbers (0-3) to be used in the disk channel
command words. Therefore, this table maps logical CP/M-86
disk numbers to iSBC 202 disks (up tc to a maximum of four,
since this implementation is designed for a single iSBC 202
controller) . The size of this xabie, in bytes, can be up ro
16 bytes, with the offset in the table corresponding to an
entry for that CP/M-86 logical disk number. It is important
tc note that an entry must exisr for ail positions in the
tafcla up to and including the offset for the last CP/M-86
disk generated as an iSEC 202 disk device. The value
"EK_null'*, which is merely a "place holder", is used for all
entries which do not correspond to iSEC 202 disk devices.
For example, if two iSBC 202 disks were generated as
logical CP/M-e6 disk numbers and 4, then the table would
be five byxes long. Byte offsets and 4 would contain OOH
and 01H (as internal disk numbers) respectively, while byte
offsets 1-3 would contain the "DK_null" place holding entry.
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Byte offsets greater than U, the last iSBC 202 disk
qereratad in this example CP/M-86, need not be defined
(ceded) .
The last entry in the file is the MBB-80 logical table
f cr the MBB-80 controller (s) . The identifier name in the
file is "M3_logical_table" and this table is a 0-16 word,
one-word per entry, table. This table maps logical CP/M-86
disk numbers (0-15 possible) to MBB-80 controller segment
base addresses. Any number of MBB-80 "disks" may be
generated anywhere (non-sequentially and non-contiguously)
in the logical CP/M-86 disk range of 0-15. The size of this
table, in words, must be exactly equal to the number of
disks defined ("num_log_disks") . The word offset in the
table corresponds to an entry (controller segment base
address) for that CP/M-86 MBB-80 "disk." It is important to
note that an entry must exist for all positions in the
table. The value "MB_null", which is merely a "place
holder", is used for all €r.tries which do not correspond to
an MBB-80 "disk" device. This table is also used to
initialize the MBB-30 controller (s) based on the total
number of CP/M-86 disks defined. The table is "walked
through", with null entries being ignored and with non-null
controller segment base addresses being initialized.
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Therafore, unlike the disk logical taile, there must be one
entry for every logical CP/M-86 disk defined.
For example, if five CP/M-86 disks were generated, with
numbers 0, 1 and 3 being iSBC 202 disks and numbers 2 and 4
being MBB-80 "disks", this table would be five words in
lergth. Word offsets 2 and U would contain valid MBB-80
ccntrcller segment base addresses (in hex) , while word
offsets 0, 1 and 3 would ccntain the "MB_null" place holding
entry. It is also important to note that when boor loading
a CF/M-86 operating system with MBB-80 boards generated as
disks, iu is imperative that all MBE-80 boards be plugged
into the INTELLEC MDS chassis and powered up. Failure to do
so will cause the BIOS initiali2ation routine to "hang" when
processing the valid controller segment base addresses for
MBE-80»s in this table.
4 . BIOS Generation Procedure
The procedure for the generation of a
user-configured BIOS and a new CP/M-86 operating system is
described on pages 80-82 cf Reference 21, A synopsis of
that procedure, along with the necessary modifications for
this implementation, will be presented here.
The two files, DKPRM.DEF and C0NFJG.D2F, are updated, as
specified above, to reflect the user's desired devices and
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confiqurations. The CP/M-86 GHNDEF utility program is run
utilizing DKFRM.DEF as input and producing DKPRtt.LIB as
output.
Assuming all necessary device-dependent modifications
are made to the BIOS, assembly of the BIOS can take place.
No modifications are necessary to this implementation BIOS
if only iSBC 202 disks and MBE-80 "disks", in some
ccmtination, are to te used. This implementation's BIOS is
included in the file called MBBI0S.A86 and is listed in
Appendix E. In the code file M3BI0S,A86, there are the
appropriate ASM86 "include statements" for the files
DKPBM.LI3 and CONFIG. DEF which will cause them to be
inserted into MBBIOS.A86 during assembly. It was found that
the 8086 cross assembler, a CP/M-80 program, has a small
symfcol table capacity. Therefore, assembly of MBBIOS.A86
must take place under CP/M-86.
Upon successful assembly, the file aBBIOS. H86 is
produced. This file is concatenated to the CP/M-86
distribution CCP and 3D0S, contained in the file CPM.H86,
using the CP/M-86 utility program called PIP.CMD. The name
of the resulting combined file should be a dummy, temporary
name such as NEWCP!1.H36. The resulting CCP, BDOS and
customized BIOS hex file is then converted to the CMD file
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fcrmat by executing the CP/M-86 utility program called
GEKCMC.CMD. The GENCMD Options of an 8080 memory model and
an absolute code location of "AUO" must be specified. The
format of the command with the options follows:
GENCMD NEWCPM 8080 ccde[AaO]
Finally, the NEWCPM. CUD file is transferred to a new system
disk that contains a LCADZS program (see Chapter VII) and
renamed to CPM.SYS. Now the tailoring process is complete
and a boot load to the new system disk will invoke the
CP/M-86 that has been generated.
5. Reconfiguring the BIOS
This implementation has been designed to directly
support a single iSBC 202 disk controller and multiple
MEE-80 boards in the BIOS. This allows for up to four (4)
floppy disks and up to "n" (where "n" equals sixteen minus
the number of iSBC 202 disks generated) MBB-80 disks.
The number and types of iSBC 202 and MBB-80 disks can be
altered via the device and configuration tables. No changes
are necessary to this implementation's BIOS code
(aEEIOS.A36) . Following the procedures of Section D.4 of
this chapter will generate a new configuration in accordance
with the information contained in the tables. Therefore,
this BIOS can be easily expanded to support additional
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MBE-80 "disks" and two more iSBC 202 drives (since the iSBC
202 controller is currently controlling only two physical
drives)
.
This implementation has been generated with three (3)
logical CP/Jl-86 disks. CF/M-86 disk numbers (drive A:)
and 2 (drive C: ) map to the iSBC 202 controller's internal
disk numbers and 1, CP/M-86 disk number 1 (drive B:) maps
to an JlBB-80 Bubbl-Board controller at a segmen^ base
address of 08000H. A segment base address of C8000H was
chosen for two reasons: (1) CE/M-86 I/O reserved addresses
in the first 64K segment could not be used because of the
inability to inhibit the onboard RAM for memory-mapped I/O,
and (2) 080000H is significantly out of the address range
for most applications. This address can be changed by
modifying the entry in the CONFIG. D£F file for the MBB-80
ccntrcller segment base address.
E. EVALOATION OF THE IMPLEMENTATION
1 . Performance
The primary criteria for the performance evaluation
of this implementation was the speed of execution of the
input/output functions of the types of disk devices. Three
different programs were run on both an MBB-80 "disk" and on
an iSBC 202 disk to determine execution times. A
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conventional stopwatch was ussd for the timing and the
results of those tests are summarized below.
The first test consisted of executing the CP/M-86
utility program, called flP.CMD, which transfers CP/M-86
files between disks. The PIP program and target files of
2K, 6K and 28K bytes were loaded to both an MBE-80 "disk"
and an iSBC 202 dislc. Transfer operations were performed on
each file on each device utilizing same-device resident
copies of PIP, the target file and the destination file.
The results of the test utilizing the PIP program were as
follows:
File Size (Bytes ) WBB-80 (Seconds ) iSBC 202 (Seconds )
2K 3, 5 11,.2
6K 6. 1 11..3
28K 18. 2 21,,2
The second test consisted of executing the CP/a-86
utility program, called ED.CMD, which is an object-oriented
editor for files. The ED program and target files of 2K, 6K
and 24K bytes were loaded to both an MBB-80 "disk" and an
iSEC 202 disk. Edit operations were performed on each file
on each device using same-device resident copies of ED, the
target file and the destination file. The events timed and
tested for an edit operation were the reading cf the ED
program into memory and the writing of the target file back
103

to its source disk from BAM memory. The results of the
editing test were as follows:
File Size (Bytes ) MBB-8Q (Seconds) iSBC 202 (Seconds )
Read Write Read Write
2K 2.6 1.5 8.4 5.3
6K 3.3 3.1 8.5 6.4
24K 3.4 10.4 8.7 13.9
The last test consisted of executing the CP/M-86 utility
prcgram, called ASM86.CMC, which assembles 8086 assembly
language files into 8086 hex files. The ASM86 program and
target files of 4K, 8K and 14K bytes were loaded to both an
nBE-80 "disk" and an iSBC 202 disk. Assembly operations
were performed on each file en each device utilizing
saie-devica resident copies of ASM86, the target file and
all of the ASa86 output files. The results of the assembly
test were as follows:




From these test results it can be computed that an
MEE-80 "disk" will provide an average increase of
approximately 42 percent in input/output over an iSBC 202
disk. Of course, the more I/O intensive a program is, the
greater the performance advantage that can be realized when




Three primary limitations were discovered in this
iiplementation: transportability, density and transfer
rat€. A certain measure cf transportability is provided in
that any single MBB-80 Bufcbl-Board is a logically complete
CP/M-86 disk. The board c^n be removed from the INTELLEC DD
MDS system chassis and moved to another sysrem that supports
MBE-80 devices under CP/M-86. However, this dees require
the "powering down" cf the chassis prior to removing the
board. It is also recognized that rhe media of a
solid-state circuit board is different frcm that of a
flexible, thin, magnetic disk. It is not clear which media
is more conducive to transportability in any given
application and environment.
The second limitation involves the relatively small
capacity of the MBB-80 "disk" (78K bytes) in comparison to a
single-density or double-density floppy disk (250K or 500K
bytes) . Even if the full capacity of the MBB-80 {92K bytes)
could be used, the capacity difference is significant. The
liirited capacity of the MBE-80 restricts the number and size
of the applications which can be executed entirely with the
MBE-80 storage device. This limitation made large
assemblies on MBB-80's and MBE-80 CP/M-86 resident disks
impractical for a useful iiplementaticn.
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The third limitation, transfer rate, becomes evident in
viewing the test results presented in the performance
section. As the size of the file is increased, the il3B-80»s
advantage over the iSBC 202 on I/O operations becomes less
noticeable. This is primarily due to the fact that the
MBE-80's transfer rate is only 45 Kbits/second, compared to
a transfer rate of 250 Kbits/second for the iSBC 202. When
I/C is performed where the number of seeks is relatively
small in comparison to the number of actual bits
transferred, the MBB-80»s advantage is diminished. The
validity of this trend could not be verified by the testing
of large files because of the capacity limitation cited
above.
It should be noted that, upon the availability of
multiple MBB-BO boards, a system can be easily generated to
support many MBB-80 "disks." Then, large applications could
be run exclusively on MBE-80 "disks" by utilizing target
disk specification parameters that are available in most
CP/M-86 utility programs. Additionally, the future
generation of a BIOS utilizirg the currently available,
high-capacity ( 1M byte) magnetic bubble devices is not to be
precluded. This implementation of a BIOS provides an
excellent and easily adapted framework for the addition of




This iniplemsntation of an MEE-80 flubbl-Board within
th€ CP/M-86 operating syst€in has produced a workaiale host
microcomputer environment which can fce used for research and
evaluation of magnetic bubble niemory technology. It has
alsc produced, with the subseguent addition of more MBB-80
boards, a developmental system which offers significant
performance (speed of I/O) improvements over standard floppy
disks in certain applicaticns.
There is much theoretical research on the applicability
of magnetic devices. The literature contains many untested
and unimplemented designs, algorithms and programs for
applications ranging from "fast sorts" to database
management schemes. This implementation provides a host
system capable of supporting research and experimentation in
these areas on a fully-operational microcomputer system that
supports magnetic bubble devices.
This implementation has produced a system capable of
supporting up to sixteen MBB-80 "disks." Despite the
individual capacity limit of 78K bytes per MBB-80, it is
obvious that a significant reduction in program development
time could be achieved utilizing exclusively MBB-80 logical
"disks." This system is built upon tne highly-regarded
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Intel 8086, 16-bit microprocessor running under the CP/M-86
operating system. These characteristics, combined with the
demonstrated performance cf the MBB-80, contribute to
provide a robust host system for research and application
prcgram development utilizing magnetic bubble devices.
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VII. BOQTLOADING Cg/M-86 FHCM THE MEB-SO
A. BOOT ROH AND LOADER CONSIDERATIONS
When installed in the iSBC 86/12A, the BOOT ROM is part
of the memory address space, beginning at byte location
OFEOOOH, and receives control when the system reset button
is depressed. The BOOT SOa on the standard iSBC 86/12A
cortains the 957 monitor program as supplied by Intel. The
program implemented on the EEROM chips was modified by
adding code tc the end of the 957 acnitor program in memory
addresses that were not utilized in the implementation of
Reference 18, This customized addition of code to the 957
monitor program begins at memory address 0FFD40H and has the
responsibility of reading the LOADER program from the first
twc system tracks of the CP/M-86 default disk drive into
memory and than passing control tc the LOADER program for
execution.
The BOOT HO!! is actually an EPROM which can be modified
for specific itrpleraentations. The host development system,
as described in Reference 13, reads the LOADER program from
tracks and 1 on physical drive number of the iSBC 202
ccntrcller. The additional HOOT ROM code contains the
necessary routines for initializing the iSBC 202 controller
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and for redding the LOADEB program from disk into memory.
This procedure is initiated by issuing a "GFFDUrO" command
to the 957 monitor, which passes control to the beginning cf
the bootstrap code in the BOOT BOM,
It was considered desirable to be able to boct load the
CP/M-86 operating system from either an iSBC 202 disk or
frcir an aBB-80 logical "disk." This requires two entry
points into the additional code in the BOOT ROM. These
entry points will set a flag indicating whether an iSBC 202
disk or the MBB-80 is to be used as the boot loading device.
Additionally, routines for initializing the MBB-80 and for
reading track and track 1 on the MBB-80 had to te included
in the BOOT BOM.
The available space in the BOOT ROM address space is
severely limited. Therefore, the code for common functions
in the BOOT ROM must be used by both an iSBC 202 boot
request and an MBB-80 boot request when boot loading. Then,
based on the value cf the entry point flag, the requested
device type (viz., iSBC 202 or MB2-80) initialization and
read routines will be utilized to read into RAM the LOADER
program from tracks and 1 of the boot device. A common
section of code will be used to pass control to the LOADER
program for execution. A primary consideration must be
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r€Stricting the size cf this additional code to the unused
space after the 957 monitor program in the iSEC 86/12A»s
ontcard EPROM.
The LOADER program is a simple subset of the CP/M-86
operating system that contains sufficient file processing
capability to read CPM.SYS into memory from a system disk.
When the LOADER program completes its operation, the CPM.SYS
program receives control and proceeds to process operator
input commands. The LOADER prcgram consists of a loader CPM
and a loader BDOS (distributed by Digital Research) along
with a user-configured loader BIOS. The file resulting from
the concatenation of these three modules is converted to an
executable CMD file and placed on tracks and 1 of the
system disk. [Ref. 21: pp. 77-79]
A user-configured leader BIOS can be generated from the
BIOS code developed in this implementation. The complete
flexibility of device configuration that is possible in a
standard BIOS is also possible in a loader BIOS. This
implies an important consideration: the LOADER prcgram does
not have to read CPM.SYS from the same device that the
LCADE5 program itself was read from. The LOADER program
will read CPM.SYS from the default disk number and its
corresponding device type based upon the device
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configurations and mappings specified in the leader BIOS.
Issuing a aonitor "GO" conmand for the entry point of the
iSEC 202 in the BOOT ROM will always result in the contents
of tracks and 1 (the LCADEfi program) on physical iSBC 202
drive number being read into RAM, Likewise, issuing a
monitor "GO" command for the entry point of the MBB-80 in
the BOOT ROM will always result in the contents of "tracks"
and 1 of the tlBB-80 at a controller segment base address
of 08000H being read into RAM. The actual device
configuration contained in the loader BIOS is not restricted
by the type of device used by the ECCT ROM when reading the
LOADER program.
B. BOOT ROM AND LOADER IMPLEMENTATION
The additional code for the BOOT ROM was written and
tested. It provided for a conditional boot load from an
iSEC 202 or from an MBB-80 at a controller segment base
address of 08000H. The entry points are 0fFD40H for the
iSEC 202 and OFFDUUH for the MEB-80. Upon depressing the
reset button, the 957 monitor program begins execution. To
boot load from the iSBC 202 the acnitcr command "GFFD4:0" is
given, which is the same ccmmand as that used in the
iirplementation of Reference 18. To boot load from the
MBE-eO, the monitor command "GFFD4:000U" is given.
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The additional code for the BOOT ROM contains the entry
points for the two device types, the iSBC 86/12A
initialization procedures and the code necessary to
initialize the selected boot device and r^ad the LOADEB
prcqram from the system tracks of that device. The
additional code for the BCCT ROM is contained in the file
called a380ROM.A86. This file is assembled and the
resulting object code is added to the 957 monitor program on
the iSBC 86/12A's onboard EPROM. This procedure is
described in Section C of this chapter.
The LOADER program itself consists of three parts: the
Load CPM program (IDCFM.H86), the Loader Basic Disk
Operating System (LDEDOS. H86) and rhe Loader Basic I/O
System {LDBIOS. H86) . The files LDCPM.H86 and LDBDCS.H86 are
included as part of the standard Digital Research
distribution system for CP/M-86. The leader BIOS is
generated from the file MEEIOS.ASB, which is also used to
generate the standard CP/M-86 BIOS for this implemenration.
MEEI0S.A86 contains a conditional assembly switch, called
"lcader_bios", which, when enabled, produces a leader BIOS.
The effect of this switch is to modify certain addresses to
correspond to entry points into LDCPM and LDBECS and to




The loader BIOS is configured in exactly the same manner
as the 3I0S itself and is fully described in Section D.U of
Chapter 71. The two files CONFIG. DEF and DKPRM.CEF must be
modified -co meet the user's requirements and to reflect the
device that will contain CPM.SYS. It is the default drive,
or CP/M-86 drive number 0, that is specified in the device
table that determines which device will be searched for a
CFM.SYS file.
The loader BIOS generation procedure is different from
th<= BIOS generation procedure. Upon modification of the DEF
files and successful assembly of .1BBI0S.A86, a file called
MEEI0S.H86 is produced. This file is concatenated to
LDCEM.H86 and LDBDOS.H86 using the CF/a-86 utility program
called PIP.CMD. The resulting combined file should be named
LDSI0S.H86. The resulting leader CCP, BDOS and BIOS hex
file is then converted to the CMD file format by executing
the CP/M-86 utility program called GEJJCaD.CMD. The GENCMD
options of an 3080 memory model and an absolute code
location of "AaOO" must be specified. The format of this
command is as follows:
GENCMD LDBIOS 8080 CODE[A400]
Finally, the new loader BIOS must be copied to tracks and
1 cf the new system disk. This is done by executing the
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CP/M-86 Utility program called LDCOPY.CMD. Assuming the
leader BIOS executable file was called LDBIOS.CMD, the
fcllcwing comand would be used to initiate this process:
LDCOPY LDBIOS
The LDCOPY program will ask for a destination drive to
receive the LDBIOS program on its track and track 1. The
target drive should have a scratch floppy disk (if an iSBC
202) or an MBB-80 board. A complete description of the
LDCOPY procedure is given on pages 77-79 of Reference 21.
C. EFROH GENERATION
With the boot load program, MESOBOM, written, the only
remaining task was the generation, or programming, of the
reguired EPRCM chips. The iSBC 86/12A has 8K bytes of
onboard addressable EPROM, provided in four Intel 2716 EPROa
chips of 2K bytes each. Because of the odd-even addressing
of the iSBC 86/12A, two of the 2716s are devoted to the 4K
even address bytes and the other two are devoted to the 4K
odd address bytes. These even and odd address EPROMs are
located at starting addresses OFEOOOH and 0FE001H,
respectively.
As previously mentioned, the 957 monitor program of the
INTELL2C DD MDS system occupies a large porticn of this
onboard EPROM address space. The monitor occupies the
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address space between OFEOOOH and 0FFD22a and also has jump
vectors located between OFFFEOH and OFFFFFH. The address
space available for boot loader programs is approximately
720 (decimal) bytes between the end of the monitor and the
jump vectors. Since this available space is located
entirely in the upper 4K bytes of the onboard EEEOM, only
the two 2716 EPROM chips containing the upper 4K bytes of
address space need to be modified when incorporating a boot
leader.
Utilizing the CF/M-86 utility program called DDT.CMD,
the contents of the upper 4K bytes of the iSBC 86/12A»s
onboard EPHOM was read into memory and then saved as an
executable CMD file. The INTZLLEC DD MDS system was then
reconfigured to the standard Intel 8080 sytem to facilitate
the use of the ISIS operating system and the Universal Prom
Programmer. The CP/M-80 utility program called DET.COM was
then utilized to replace the the existing boot loader
portion of the saved copy of the EPfiOM contents with a copy
of MB80ROM.CMD. This resulted in a single, complete,
contiguous copy of the desired EPBOM contents.
Intel 3080 assembly language programs were then written
to split a file intc contiguous blocks of odd address and
even address bytes. Using the CP/M-80 DDT program, the file
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containing the new EEHOM contents was loaded into memory and
then each of the splitting programs loaded and executed.
This resulted in the desired EPROM contents being divided
into two contiguous blocks of 2K tytes each, one block
containing the even address bytes of the split file and the
other containing the odd address bytes of the file, and
stored in RAM. The ISIS operating system was then tooted
with the two split blocks of the new EPROM contents still
stored in RAM. The ISIS Universal PROM Mapper (UPM) system
was then used to program two intel 2716 EPROM chips, one
with the 2K tyte contiguous block of odd address bytes and
the second with the 2K bytes of even address bytes
previously stored in RAM. The contents of the two newly
programmed 2716 chips was then verified using the facilities
of the UPM system.
The new EPROM chips, now containing MB80RCM.CMD in place
of the boot loader provided ty Reference 18, were then
placed on the iSBC 86/12A and operationally tested. Boot
loading from both an iS3C 202 disk and an MBB-80 "disk" was
successfully accomplished. To ensure compatibility with the
previous implementation of Reference 18, the CP/M-86
operating system of that implementation was successfully





All of the stated goals of this thesis were successfully
acccmplished in this iiplementaticn. A magnetic bubble
device (MBB-80) was implemented utilizing a conventional
micrccomputer operating sysrem (CP/M-86) and a commercial
16-tit microprocessor (Intel 9086) . A fully operational
system capable of testing, evaluating and utilizing a
magnetic bubble device in a standard user environment was
presented.
This implementation was accomplished in a manner such
that future modifications and additions of hardware will be
relatively easy. The hardware-dependent Basic I/O System
(BIOS) of the CP/M-86 operating system was developed and
coded as a structured, modularized, table-driven module.
Device-dependent routines were isolated and confined to
specific subroutines and tables. Device-independent code
was structured to operate, without modification, utilizing
the tables and subroutines which describe the specific
hardware of the system. Documentation and structured
programming technic^ues were emphasized to provide ease of
prcgram maintenance and modification.
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This implementa-tion provided a system in which the
MEE-80 magnetic bubble device has the functional appearance
of a disk to the CP/M-86 operating system. Consequently, at
the user-interface level, nc special considerations are
necessary to utilize the magnetic bubble devices,
additionally, a system was generated consisting entirely of
magnetic bubbl€ devices. The system BOOT flO£l and LOADEB
program were modified to show the feasibility of tooting the
CP/Il-86 operating system from a magnetic bubble device.
This produced a fully operational system supported only by
magnetic bubble secondary storage (viz., no floppy disks).
This implementation ar.d the proven feasibility of a
system using magnetic bubble devices suggest many possible
applications for this type of system. An operational system
is now available for further testing and evaluation of
magnetic bubble devices. The MBB-80, as a logical disk
device generated into a CP/M-86 environment, becomes a
compatible medium for different host systems (viz., hard
disk, double-density, single-density). M3B-80 boards can be
moved to any CP/M-86 MOLTIBUS system, which has been
generated with MBB-80 devices, and used to transfer files to
the host system media.
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B. RECOMMENDATIONS FOR FOTOEE iOBK
There are four major areas that present opportunities
for future work. These areas are: (1) storage mapping
schemes; (2) MBB-80 performance measurements; (3) generating
and testing of new magnetic bubble devices; and, (U)
iiplementation of new and existing applications utilizing
MBE-80 devices.
The storage mapping scheme for the MflB-80, as
implemented in this thesis, is both simple and efficient
(viz., speed of code execution) but wastes 15,2 percent of
the total capacity of the BEB-BO Bubbl-Board. Many storage
schemes are possible if the MBB-80 is to be configured as a
non-standard disk (viz., ncn-standard in relation to CP/M-86
track, sector and blocking schemes). It is not clear what
physical configuration of the MBB-80, as logically presented
to the CP/M-86 operating system, will provide the best
tradeoff between speed and usable capacity for th€ MBB-80.
The performance evaluation of the MBB-80, as generated
into CP/M-36 in this impleientation, was limited to simple,
timed tests of CP/M-86 utility operations. No attempts wera
made to perform an analytical evaluation of the low-level
MBE-80 bubble operations in comparison to the corresponding
low-level iSBC 202 disk operations. The MBB-BO low-level
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diagncsTic programs of Chapter V would provide an excellent
vehicle for collecting data on the performance of low-level
MBE-80 operations. Additionally, no evaluation was made of
the operational and/or environmental ruggedness of the
HEE-80, Much work is possible in determining the
suitability of magnetic bubble devices for use in harsh
environments. The fully operational magnetic bubble system
will allow for testing and data collection under actual
operating conditions.
The modularized, table-driven BIOS developed in this
iiplementation is easily adapted to new hardware. Magnetic
buttle devices based on new, high-density technology with
parallel block/replicate architecture can be generated into
the BIOS by simply adding appropriate device-dependent
read/write routines and appropriate table entries. The
framework provided by this implementation of a BIOS will
lend itself to the addition of device types with a minimum
amount of re-coding. The implementation of currently
available 256K byte and 1M byte magnetic bubble devices into
the CP/M-86 BIOS would provide a significant improvement in




Finally, this implementation of a BIOS can support
multiple (up to 16) MBB-80 boards. With multiple boards
(disks) , this implementation system would be suitable for
existing applications that utilize floppy disks. A total
magnetic bubble system (without floppy disks) has been
implemented with a single MBB-80 board. This allows the
implementation of many applications on a total MBE-80 sysram




Chapter II and Chapter III presented evidence showing
the current and future potential of magnetic bubble devices.
The capacities, access rates and transfer rates of magnetic
bubble devices are becoming competitive with, and often
surpass, most conventional secondary storage media.
Additionally, the characteristics of non- volatility , low
power consumption, environmental ruggedness, high
reliability and low maintenance exhibited by magnetic bubble
devices give this technology a decided advantage over
conventional secondary storage media in certain
applications. Specifically, the application of magnetic




Magnetic bubble devices require only DC power sources in
the range of 1.0 amperes to 3.0 amperes at 5 vclt and 12
volt levels. Power consumption is approximately 32 wat-cs
per megabyte of data capacity. Floppy disk devices require
both AC and DC power sources. AC line frequency must be
within one-half (1/2) hertz of the required frequency
because of its effect en disk rotational speed and, thus,
the read/write tolerances. DC power sources are in the
range of 5.0 amperes to 8.0 amperes at 5 volt and 12 volt
levels. Power consumption is approximately 350-UOO watts
per megabyte of data capacity. Magnetic bubble devices can
operate in temperature ranges of to 70 degrees Celsius and
mairtain data storage integrity in the range of -65 to 150
degrees Celsius. Magnetic devices can operate reliably in
up to 100% relative humidity. Floppy disk devices can
operate in temperature ranges of 10 to 40 degrees Celsius
and a-c relative humidity levels between 20% and 80%.
Operation of floppy disk devices outside these ranges can
result in distortion of the diskette, followed by oxide
deterioration, hygroscopic expansions, off-track recording
and finally, irreversable magnetic effects. Magnetic bubble
devices can withstand shock up to a 200G force and vibration
up to a 20G force. No comparable figures for floppy and/or
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hard disks are available since excessive shock and vibration
are not considered as part of their potential
"environments." Mean time between failure for magnetic
devices is typically 5-10 years as compared to 5000-8000
hours (approximately 1 year) for floppy disk devices. It
shculd be noted that disk devices, in general, require
periodic maintenance and magnetic bubble devices dc not.
Because of the stated advantages of magnetic bubble
memcry over other existing secondary storage technologies,
it can be used in applications reguiring mass storage of
real time data that can be transferred to the system's main
meiory for processing. Most military applications have only
the reguirement for loading of programs and relatively small
amounts of data to main memory. In these cases, the large
capacity and transfer rate advantage of hard disks (relative
to magnetic bubble devices) would not be needed.
Conseguently , magnetic bubble devices are a prime candidate
for use in real time combat systems that must "go to war"
such as the O.S. Navy's AEGIS weapons system.
Several specific military applications are currently
using magnetic bubble devices. The Canadian Navy uses
bubble memory for data recording at sea. The U.S. Air Force
uses magnetic bubble cassettes to distribute and run F-15
12a

aircraft maintenance diagnostic programs. Most military
applications requiring a ruggedized storage medium are
currently utilizing tape cassettes and flexible disk drives.
Buttle memory, in portable cassette form, offers significant
advantages over tape and disk media. A 2M bit bubble memory
package, capable of operating in a temperature range of -5U
to +155 degrees Celsius, is being developed for the
Department of Defense ty Western Electric and Bell
Latcratories. It is targeted for use in a wide range of
military applications. [Ref. 23: pp. 89-90]
It is apparent that there exists a significant need for
magnetic bubble devices in military applications.
Currently, the industry is addressing the problems of making
magnetic bubble devices economically feasible, portable and
more reliable. Even if the cost per bit remains higher than
conventional media, rhe advantages of magnetic bubble
devices in both military and commercial environments will





FROGBAM LISTING OF DIA680.ASH
FILENAMES: Pascal = ME.DIAG80 .TEXT
CP/M = DIAG80.COM
8080 DIAGNOSTIC TEST FOS PC/M MBB-80 BUBBLE MEMORIES *
CCNFIGURATION:
HOST - Intel 8080, 16 address lines, MDS system,
data bus on 8080 is eight bits.
MBB - interrupts enabled, interrupts inhibited in
software, single-page mode, 20 address lines
decoding.
Simple bubble test for the 8080 - writes or reads one
user specified page at a time - user also specifies tesx
pattern if writing. Status register of MBB is displayed
to the console whenever used for debugging.
The MBB-80 controller base is defined by • PScontbase*
.
MEE-80 address select pins must correspond to this
address. This program uses memory mapped I/O through the
tase address.
Jeffrey Neufeld and Michael Hicklin, CS-03, Thesis *














for Bdos read character
for Bdos write character
;enrry for call to Edos
;func # for Bdos print string
;func # for CP/a-80 reset to CCP













xpages equ 641 ;# of pages on each bubble device























is cont busy? check (20H)
intialize the controller (01H)
single-page read cmd (82H)
reset the controller (UOH)
single-page write cmd (8UH)




























; read data register
; write data register
; status register
;loop size 1st
; loop size msb
;page size register
;buD dev select register



































































































































«:(i9kx3ie*«4:**3ie^*A«** Q^id of Main Program *************»**
:* 4 « sfe 94c« :(( :^ 3ie 34c * * 4 :* 4c* :** * * :(( 4( * :<( 41 3* :p Jic 3ii* ati ar 4i 4i 9<( 4 :* 3|( * 3(c :^ * 4c :|c :<t 3|c« « :t<* 4e 34t 3((4e* * :|e
* ASKSaSER subroutine *
dc:i»:fc^:4e!(c**:«c*3)t*9|c4i*3(c*:((«**:(c*:«i« A«:te:*:fc:^*:(i:(c)ii:(i4i^:(c:i(«4c4c4c4c4c#3|(4c4(4c4(4c4c4c4c4c4(
called frcm: Main.
** asks user if wants read, write ,cr quit
















ans m reg A, Reread, Q=quit
all else=write.
;addr of ask fcr func msg
;print it
;g€t the user's answer
;sav6 user's answer
;skip a line after input
;restore user's ans for ret
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:* CRLF subroutine *
;call€d frcm: A£)ciUser,Ger$Bubble -Get $Page,
GetJPattern, Print$Cut.
*'^ issues a carr ret, line feed to console













































tble # for test from console
- none,
t - loads 'bubdev* variable,







;skip a line after input
GetJHex:
* GETSHEX subroutine
called from: GetSBubble, G
GetlPattern.
** gets a number from cons
nibbles to the hex valu
in = U6 Ascii, so FF re
•** parm in - none.
** parm out - double hex v














e,ie. . 'F* keyed
turned in A












































































6 # for test from console
e.
ads 'gageno' variable.
























combine hi and lo
addr pageno lew
store it





































































tern for test frcni console
e.
ads •pattern* variable.









ombine hi and low
ddr of pattern
tore it
kip lines after input
:1c # * * 3k* 3(e 3k^ sk * :!ic :|i ](t 9|e ;(e** :|i
* IN



















































ng ; print it
ize
4c














* INIT$D2VS subroutine *
*4t3(i4!4i4c:ie4e:^4(:<c*4c4e:^3|c:«x4'**4t*4(4(4>:(i:*3^4i*4i:4i4t*4i:4i4c4(4e4t*4c4(3«c*4c4c4(4E:4(3K:<e4e4c*:(e:tc
;call€d from: Main.
:** inits each bubble device on the MBBInitSDevs:






















































































if not, do next
addr done asg
print it
* LOADSPAGE subroutine *in:iHii(c****±^t********************:fiM******:^******:r*****W******
LoadSPage:
;call€d from: EeadSPage, WriteSPage.










* parm in - none.








addr of page # 1st
to accum
page select Isb pert
load it
to page # msb




* PRINTSCHAE subroutine *
M ***************************************** *W******** ******
;called from: Crlf , InitSDevs, PrintSI
,
Print$2.
** calls Edos to write a char to console


















\ for Bdcs write char





** reads page from MBB buf-writes to cons
** parm in - none.
** parm out - none.
Ixi D,msg$prt ;addr of print out msg
call PrintSString ;print it















read data register port
load from fife to accum
save counter
print what was read
restore counter
dec counter
read next if not 18D read














prints a string t
parm in - address








r, Gets Bubble, Get $Page,
Cont, InitiDevs,Main,
ge, WriteSPage.
o console via Bdos.
of string in reg D.
for Bdos print string
Edos to print
* PRINTSI subroutine *
called from: Print$2.
** converts hex value of low nibble to
Ascii and prints it to console.
parm in - hex value to print in reg A.




















Print$2: ;** converts one by
digits and prin
parm in - hex v






















te hex to two Ascii
ts out one at a time.
alue to print in reg A.
•
e low digit





nt it for separation
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* READJCHAH subroutine *
;call6d frcm: AslcSUser, GetSH€JC.
;** reads one character from the console
:** para ir - none.









;func # for Bdcs read char










































4141 « 4i« 4c J^4c4(*9(e4( ^c 4i4c«« »4(*^ 4c*«4c 4e
Main.
with MBB to read a cage
uses •pageno* & 'bubSev* vars
none
.
:load page number to MBB
mber
;load addr of dev #
;to accum
;select bubble register port
;lcad dev #





;addr cf done msg
;print it
3k 3k 4i*:k*4c4c4e4e 4t4t4c4e4cak4(ak4i
* WA


















































ay while the cont works
one.
none.
;30 cycle delay at 2.5aHz







if busy, check again





* :« 44* i4e# !4c* Ik :^ :ie :|e* 4e:^
•k





















































































































the MSB tc write a page
'pageno' & *butdev» vars
d page number tc MBB
nter for bytes (18D)
te data register port
r cf pattern tc write
d partem to accum
te a byte to fifo
counter
p if not 1 8D written
d addr of dev #
accum
ect bubble register port
d dev #





addr cf done msg
print it












































to quit, all else •
»,eol
.cat ^atteiii \uu—rr;;
iller. ... ' ,eol
•vices... •,cr,lf,eol
of Test **' ,lf ,cr,eol
» ,eol
«* aSB-BO Cr/M-80 •




;table for converting ascii to hexadecimal
orq 0830H










PBOGBAM LISTING OF 0IAGd65.A86
FILENAMES: Pascal = ME. DIAG86S. TEXT
CP/M = DIAGSeS.CMD
8086 DIAGNOSTIC TEST FOR PC/M MBB-80 BOBBLE MEMORIES *
CCNFIGURATION:
HOST - Intal 86/12A SEC. 20 address lines, MDS system.
Data bus on 86/12A converting to low 8 bits
all high.
MBB - interrupts inhibited, single-page mode,
20 address lines.
This program writes and then reads a test pattern in
each page of eaca bubble chip on MEE-30 boards. Error
diagnostics are orinted as errors are found. An error
leg is printed at the end of each pass. Testing is
continuous until any character is keyed into the console.
The MBB-80 controller base address is read into variable
•ME contbase* . MBB-80 address select pins must correspond
to ^his address. This program uses memory mapped I/O
through the base address.

















;* MBB characteristics *
MB buflen equ 18
MB^maxdevs equ 7
MB_niaxpages equ 64 1
ME_pagesize equ 18
fcr calls *
console input string funct #
console output char funct #
get console status funct #
print string until '$• funct
CE/M-86 reset to CCP funct #
buffer length for single page
bubble devices are #0-#7
# of pages on each bubble device
bubble device page size







(20H)equ 00100000E ; gent busy?'
eau 10000001B ;initiali2e
equ 10000010E ;single-page read command {
equ 11000000E ; reset the controller (COH)
equ 10000100E ;single-page write command (84H)
status checK








;si2e for input buffer for console
; Ascii carriage return ccntrcl char
: Ascii line feed control char
135

* MAIN FROGfiAM - CRIVER *
CSEG
61AG86S: call Set_Up ;do initialization
call Get Cont Addr ;g€t address of MBB-80 base
call IniT__ConT ;init the cont and devices
Test_loop:
call Get Test Buffer ;get a test pattern. fill buff
call Wrife Page ;write a page to bubble
call Read Page ;read a page f?om bubble
call ChecJf Errors ;check errors m write/read
;advance to next page in a device, see if last page
inc curr_page_no ;incr6ment current page #
cmp curr page no, MB maxpages-l ;last page on dev?
jnz Test~loop~ ~;if not, test next page
;was last page, advance to next bubiale device on board
mov DX, offset insg_donebub ;adQr of done bub msg
call Print String ;writ6 msg to console
cmp curr lEub no,MB_maxdev£ ;last bubble on board?
j2 Done^pass :if so, done with a pass
;prepare to ^est next burble device
inc curr bub no ;if net, increment device #
qiov curr^page no,0 ;set page number back to zero
mc errp^r "" ;ptr tc next entry (dev)
jmp Test loop ;go test next device
; finished wifh all devices on board, print summary
; prepare to run anorher pass if not stopped by user
Ecne_pass:
call Error_Summary jprint error summary
call End Pass ;end of pass housekeeping
;see if anything keyed in at the console
mov CL,Bdcs__constat ;function # for Bdcs call
call Bdos ;call Edos to get cons status
cmp AL,01 ;01=char keyed in, O0=nothing
iz Done test ;something keyed, user quits
;user wants ^o continue
mov DX, offset msg_tssting ;addr of testing msg
call Print String ;write msg to console
jmp Test_Ioop ;keep testing
;user wanted to quit the testing
Cone test i
" " call Close_Up ;do end of run housekeeping
mov CL,Bdos_reset ;function # for Bdcs call
mov DL,0 ;param€ter to release memory
call Bdos ;call Bdos to terminate prog
<«i:»«ii*««4c:^:4eiie3k»3k:(e a^^ of MaiC Prcgram ***********************
* BDOS (CPM/86) subroutine *
;called from: Clcse_Up,4"lain,Get_Cont Addr,
; Print String, Putchar."
Bdcs: ;** entry tc Bdcs via software interrupt 224
;*=* parm in - caller loads regs as per req
:** parm out - as supplied by Bdos returns

































:fc :4i 4( 3(c** 3|c« 1(1 ^ :((« :4i :4i :|( 1e 3(e :«c:(i :(c4e*« 9(c :((»* :tt* ie :«(« 4t« 4( :((««* :(c * «
ECK ERRORS subroutine
lied from: Main.
see if read what was written
parm in - none
para out - none
pattern ;patt€rn to accum
MB buflen ;countei; for loop














;compare buff to pattern


















































4( * 4e* :|e :|( «« « 4r3(c:4e 4(* 4(9f * :(( 3» :*(V* ¥ 9|( 4c:(i 9|c * :«t
utine *
in.

















rs from the console buffer
nput console string func#
f ;area for cons input
uf size;tell Bdos buff size
oa"a parameter reg for Bdos
ead the console
kic extra line
est ;addr of end test msg
rite msg to console
* CRLF subroutine *
called from: Close_Up,Get Cont Addr,
Snd_Eass,Init Cent, Mam, Print String, S€t_Up.






** parm m - none
** parm cut - ncne
AL,cr ;carriage return char
Putchar ;write it to console
AL,lf ;lin€ feed char
P'lrchar ;write it to console
^*:tt:tcilt:liJlf:iltil^:^yft:kJltitT^^t:if*iif*'ii::liikTf*m**:^*:ti********:^:tt*Jti3^:^^*3i^
* END PASS subroutine *
A-^Tttm^:tt:M:ilt:^'^:iltilf:ilt:ifjlt^fitt*lf******************************^*********
;called from: Main.
End_?ass: ;** performs end of pass housekeeping
;** parm in - none
;** parm out - none, effects alobal vars
; convert oass # to Ascii and prinr after pass message
uov AL,pass no ;pass number to accum





























DH :load high by
;bump to next









errlcg ; reset ad




f done pass msg
console





dr of error log
9k 4 :|i 3(e :4c :<e* ** ;<( « * :|i ak
it















































- BX addr in buff
- none, effects g
;save addr of
,1 ;is this a new
;if nct« print
,0 ;turn flag off
g_header ;loaa add
;print the hea
rrcr counts in the
s^*'^ ;count for # o










f dev to loop
r log
Prt err:

























































































































































dev # to accum
ert to Ascii
in high byte to msg









byte to msg (a












e in low bvte
ore addr cf e
byte just re
err to Ascii
























mov DX, offset n!sg_«rr ;addr of total error msg
call Print String ;print the error message
ret
* ERROR saMMAHY subroutine *
called from: Main.
** outputs summary of errors on each device
** parm in - none
,** garm out - none
mov DX,orfset msg_summary ;addr of summary msg
call Print String ;writ€ msg to console
;step thru errlcg-convert to Ascii - print srr counts
mov CX,MB maxdevs+1 ;ccunt for loop - # of devs
mov BX, offset errlog ;addr of error log
mov DI, offset msg_ccunts ;addr of msg sum counts
prt_loop:
mov AL,[BXJ 19^"^ count from error log
push BXipush CXIpush Di ;save addr, counter, index
call Hex_To_Ascii rccnvert to Ascii
pop DI! pop CX! pop £X ;rest index, counter ,addr
mov byte ptr [DIj,t)H :load high byte to msg
inc Di ;Dump to next pos in msg
mov byte ptr [DI],DL :load low byte to msg
inc Di ;bump to next pos in msg
mov byte ptr [DI], blank ; Ascii blank to msg
inc DI ;bump to next cos in msg
inc BX ;increfflent buff addr to next
loop prt_loop ;dec CX and loop if not zero
mov dX, offset msg_ccunts ;addr of msg sum counts
call Print String ;writ6 msg to console
ret
* GET CONT ADDR subroutine *
;call6d from: Main.
Get Cont Addr: ;** gats base segment address for the MBB-80
""
~ ;** controller from the user at the console,
;** parm in - none
:** parm out - none, updates ME_contbase
mov DX, offset msg_getadar ;addr of get cont msg
call Print String jwrite msg to console
;
get base address keyed m by the user
mov CL, Bdcs_ccnbuf ;input console string func#
mov BX, offset cons_buff ;area for cons input
mov byte ptr [BX],ccnbuf size ;tell Bdos size
mov Dx,BX ;loa3 parm for Bdos call
call Bdos ;r€ad from console
call Crlf jskip a line after input
;make sure only four digits keyed in
mov BX, offset cons buff+1 ;byte 1 tells how many
cmp by-^e ptr [BX],^ ;see it exactly four read
ine Error input ; if net 4, error
;make sura all four digits ar€ valid hex
mov BX, offset ccns buff*2 ;byte 2 starts data
xor AX, AX "" ;used for Ascii table index
mov CX,4 ;numb€r of digits to check
Check_valid:
mov AL,rBXl ;mov€ digit to AL for chking
cmp AL,030h ;check to see if too low
jb Error input
cmp AL,04"5H ; check to see if too high
ja Error input






imps Error^input ; it is in the middle - error
Valid hex:
sub AX,030H ;-30H to get. table index
push BX ;sav€ buffer addr
mov BX,AX :AX is index to table
mov AL,Ascii tatlefBXj ; table look up
pop BX ~ ;restore buffer addr
mov bvte ptr[BX],AL ; store hex bacie m buffer
inc BX ;next digit
loop Check valid ; go check it
;convert <* valid hex digits to a binary number in AX
mov BX, offset ccns_Duff+2 tbyte 2 starts data
mov AH,rBX] ; get rirst diqit
mov CL,4 ;shift it to high nibble
shl AH,CL
inc BX ; increment index
or AH,[BX] ;2nd dig or'ed into low nibb
inc BX ; increment index
mov AL,rBX] ;get third digit
mov CL,U ;shift it to high nibble
shl AL,CL
inc BX ; increment index
or AL.[BXJ ;4th dig or'ed into low nibb
;store controller base address that was built in AX
mov MB contbas€,AXjmps Ge^_cont ret ; go return
; error in input, "issue message, retry
Error_input:
mov DX, offset msa errinp ;addr of error message
call Print String "" ; write msg to console
call Crlf " ;skip a linejmps Get_Cont_Addr ; go ask again
Get cont ret:
" ret"
* GET TEST BUFFER subroutine *
'.called frcm: Main.
Get_Test_Buf f er : ;** increments pattern and loads test buffer
;** parm in - none
;** parm out - none, effects global vars
inc pattern ;add one (1) to oattern
mov AL, pattern ;pattern to accum for manipul
mov CX,MB fcuflen ;loop counrer - size of buff
mov BX,oflset test buffer ;set index into buffer
Fill: mov rBX],AL " ;load a byte
inc BX ;bump index
loop Fill ;d6C CX, loop if net zero
ret
;** parm in - AL has hex byte to convert
:** parm out - DX contains hi&lo Ascii bytes
;convert low nibble of AL to Ascii hex diait
mov AH,AL ;save hex # for Hi nibble
and AL,OfH ;clear hi 4 bits Ic nibble
add AL,90H ;hanQles 0-9 {90H+40H= 130H)
daa ;d€cimal adjust





















jlotf nibble Ascii fcr ret
AL to Ascii hex digit
move to AL for daa ops
set count for shr 4
shift hi nibble to lo nibble
handles 0-9 (90H+U0H- 130H)
decimal adjust
handle a-ffl (41H-46H Ascii)
decimal adjust
high nibble Ascii for ret
*
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* LOG ERROR subroutine *
;called from: Ch6c!c_Srrors.
;** log the error for use in pass printout

















none, effects global vars
;adar cf error log to BX
;add cne ro error count
;if not overflow, all done
;inc tec big, reduce to max
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* PRINT STRING subroutine *
;called from: Clos€_Up,Eiid_Pass, Err Out,
Error Summary, Get Con^ Adar,
Init_Cont,Main,Se'E Oc.""
;** prints tuffer addressed until »$• hit
;** parm in - address cf buffer in DX
;** parm out - none
CL, Baos_pstring ;f unction # for Bdcs call
Bdos ;call Bdcs and print






* PUTCHAR subroutine *
;call€d from: Crlf.







;** parm in - output
:** parm out - none
CL,Baos conout ;function » for Bdcs call
DL,AL
""
;load char to Bdos reg
Bdos ;call Edos and send














































page into test buffer from bubble
- none













;load ES to ad
;current page
AL ; page selec
























AL,ES:P rdata_reg ;r€ad a byte into accum
rBX],AL~ ;lcad accum into buffer
BX ;increment index
Read byte ;dec CX, loop if ncz zero
* 3ST OP subroutine *
;call€d frooi: Main.
S€t_Up: ;** inits variables and issues signon msg
;** parm in - none
;** parm out - none, effects global vars
call Crlf ;s]cip an extra line
call Crlf ;skip an extra line
mov DX, offset msg__signon ;signon msg address
call Prin- String ;write msg to console
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mov DX, offset msg^version ;version msg address
call Print_String ;write msg to console
call Crlf ;skip an extra line
;inirialize all variables and flags
niov newpass flag.l ;flag indicating new pass
raov curr bu5 no , ;current bubble # to
mov curr2Fa9^-_iic,0 ;curr€nt page # to
mov pattern,
1
;initial test pattern is 1
mov pass no,1 ;initial pass I is 1
mov errpf
r
,of fs€t errlog ;addr of error log
ret
* WAIT subroutine *
;called from: Init_Cont,Read Page, Writ e_Pag6.
Wait: ;** checks status of MEB contrcller for busy
;** keeps checking (wait) until not busy
;** parm in - none
:** parm out - none
mov AX, MB contbase ;address of controller base
mov ES,AX'' ;load ES to address bubble
^ ee ze ro
:
raov AL,ES: P_status reg ;get status register
and AL, MB_busy_check ; is it all zeros ?
jz See_zero ;if so,keep checking for one
Ccnt_busy
:
mov AL, ES: P_status reg ;get status register
and AL,MB busy check ;see if busy, and to mask
jnz Cont_'5usy "* ;if busy, check again
ret
* WRITE PAGE subroutine
;call€d from: Main.
Write_?age: ;** writes a page from test_buffer to bubble
;** parm in - none
;** parm cut - none
;select page number
mov Ax, MB contbase ;address of controller base
aov ES,AX~ ;load ES to address bubble
mov AX,curr_page_no ;curr€nt page # testing
mov ES: P_pagesel_lo, AL ; page select lo byte
mov ES:P pagesel_hi, AH ; page select hi byre
;write from test buffer into the MBB FIFO bufrer
mov CX,MB buflen ;ccunt for loop-buffer size
mov BX,ofIset tcst_buffer ;set index into buffer
Writs byte:
" mov AL,rBX] jijyte from buffer tc accum
mov ES:P wdata_r€g,AL ; write a byte to MBB FIFO
inc BX "" ;increment index
loop Write_byte ;dec CX, loop if net zero
;select bubble number and write FIFO buffer to bubble
mov AL,curr bub_no ;load accum w/ bub#
mov ES: P_seIect_bubdev,AL ;load bubble device #
mov ES:P cmnd rsg,MB_write cmd ;issue write FIFO
call Waif "" ;wait for controller to work
ret








































1 ;flag for i
1 ;pass numbe
1 ;test patte


















































































Dene with a bubble. $•




**ERBCE: not exactly 4 digits entered,'
or invalid hex digitslli'
cr,lf.»Key in U digit segment base addr'
'ess for aBB-80 controller. '. cr,If
Musr be in hex (U digits, then CR only)*
= > $ •
Bubble Page Byte Wrote Rsad$'
Initializing the controller. . .i*
Contrcller is initialized. i*
«
** MBE-80 CP/H-86 DIAGNOSTIC lEST **$•
Total errors for each device (0-7) :$•
Testing. .. Hit any char {& CR!) •
to stop after this pass. 3'
'Single-Page Mode Version 1.0S'
;GENCMD to fill last addrfess
*:(i^A«:<e:te«4(*«ak:(t*:(e aj^^ of Variables * Jk:»i*****««***j»c:«i*Jk****** *:»t*
ESEG
* JlBB-80 CONTROLLER AND PORTS *
^_pagesel_lo rb 1
P_pagesel_ai rb 1
;ls byte for page select, (0)





























re^d data register, (3)
writs data register, 4
status register, (5)
Is byte for page counter, (6)
33 2 birs for page cntr,(7)
Is byte for minor Icop sz, (8
ms 2 bits for min loop sz, (9
internal use (page pes) -
page size register, (C)
TI use only, (D,E)
two uses: sel tubble dev




********** end of Ccntrcller and Port definitions *********
Je:»:k**3K**:«:4e:4(***************************************** *******
* End of Program DIAG86S *





FROGBAH LISIING OF DIAG86ll.Ad6
FILENAMES: Pascal = MB. DIAG86M. TEXT
CP/M = DIAG86M.CMD
8036 DIAGNOSTIC TEST FCR PC/M MEE-80 BUBBLE MEMORIES
CCNFIGURATION:
HOST - Intel 86/12A SEC. 20 address lines, MDS system.
Data bus on 86/12A converting to low 8 bits
all high.
MBB - Interrupts enabled if using vectored interrupts.
Interrupts disabled by disconnecting the inter-
rupt jumper on the MBB board if not vectoring
interrupts. Multi-page mode, 20 address lines.
This program writes and then reads a test pattern in each
sector or each bubble chip on MBB-80 boards. Error
diagnostics are printed as errors are found. An error log
is printed at the end of each pass. Testing is continuous
until any character is keyed into the console.
The MBB-30 controller base address is read into variable
•MB contbase* . MBB-80 address select pins must correspond
to fhis address. This program uses memory mapped I/O
through the base address.
Jeffrey Neufeld and Michael Hiclclin, CS-03- Thesis *






equ 10 ;console input string function #
equ 2 ;conscle output char function »
equ 11 ;get console sta.us function #
equ 9
;
print string until •$• function





























.-- .buffer length for sector








;typ€ 16 is IRO as defined to
;8259a PIC m ROM init. MBB will
;g€nerate interrupts over this
bubcle devices are #0- #7
# of pages on each bubble device
# of leg sectors on each bub dev
# of pages oer logical sector
bubble device page size
skew for page translation
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;* MBE command masks and status masks "^
MB busy check equ 00100000E ;cont busy? status ch€ck (20H)
ME~init~cmd equ 0000000 IB ;init the controller (01H)
M3"int Inhibit equ 10000000B ;int inhibit/reset mask ' ""'
MB~chkInt_inask equ 10000000E ;mask testing if int set
MB'niulti paae equ 00010000E ;iDulti-page mode command
MB~read cmd ' equ 0C010010E ;multi-page read command
MElrese^^cmd equ 01000000B ;r6set the controller (401
MB_Hrite_cmd equ 00010100E ; multi-page write command
•
;* Miscellaneous equates *
blank equ 020H ;Ascii blank
conbuf_size equ 80 ;size for input buffer for console
cr equ OdH ;Ascii carriage return cent char
true equ -1 ;for conditional assembly
false equ not true ; fcr conditional assemfcly
If equ OaH ;Ascii line feed control char
vectored_int equ false ;this controls the assembly.
;true=use hard interrupt to CPU.
;fals6=poll int reg on MEB.
f
;* MAIN PROGRAM - LRIVER *
CSEG
DIAG86M: call Set_Op ;dc initialization
call Get Cont Addr ;g€t base address for MBB-80
call mi"? Con^ ;init the cont and devices
T€st_loop: ~
call Get Test Buffer ;g€t test pattern, fill buff
call Wri'Ee Sector ;write a sector to bubble
call Read Sector ;r€ad a sector from bubble
call ChecTc Errors jcheck errors in wrire/read
;advance to next sector m device, see if last sector
inc curr sector_no ;increment current sector #
cmp curr~sector_no ,M£ maxsectors ; last sector ?
jnz Test~loop ;if not- test next sector
;was last sector , advance to next bub dev on board
mov DX, offset msg_dcnebub ;addr of done bub msg
call Print String ;write msg to console
cmp curr 5ub no, MB maxdevs ;last bubble on board?
jz Done'pass "" :if sc, done with a pass
;prspare to ^est next bubble device
inc curr_bub no ;if net, increment device #
mov curr seclcr_no,0 ; set sector # back to zero
inc errp^r ;ptr tc next entry (dev)jmp Test loop ;go test next device
; finished wi^h all devices on board, print summary
; prepare to run another pass if not stopped by user
Ccne_pass
:
call Error Summary ;print error summary
call End Pass ;end of pass housekeeping
;s9e if anything keyed in ar the console
aov CL, 3dos_cGnstat ; function t for 3dcs call
call Bdos ;cali Edos to get cons status
cmp AL,01 ;01=char keyed in, 00=nothing
jz Done test ;something keyed, user quits
;user wants €o continue
mov DX, offset msg^testing ;addr of testing msg
call Print String ;write msg to console
jmp Test_Ioop ;keep testing
;user wanted to quit the testing
Cone_test
call Close Up ;do end of run housekeeping
mov CL,Bd5s reset ;function # for Bdcs call
147

mov DL,0 ;paraffleter to release memory
call Bdos ;call Edos to terminate prog
4e:(t«***:t(*]te*:4c*9((:4t*i(«3ic qyi^l of Main Program ********************
* BDOS (CP/M-86) subroutine *
;call6d from: Clcse_Up, Get_Cont Addr, Main,
; Print String, PutcEar.
Bdcs: ;** entry to Bdos via software interrupt 224
;** parm in - caller leads regs as per req
:** parm out - as supplied by Edos returns


















dc * :|c « :k :4c 9k i|r* :|r :|c« 4e 3(1«*** :k« :|t« 3|c ;(c« :te * * 34C4C 3|e#
HECK ERROBS subroutine
:« :(( :(c 3k l)(]|c sir 4( 4e * «« at( 3P 4t 9|t 4>« :0 « 414c :(i*« 9tc * 9(c «aic**
called from: Main,
** see if read what was written
** parm in - none
,** parm out - none
AL, pattern ;patt€rn to accum
CXrHB buflen ;counte;: for loop








;ccmpare buff to p
;if good, check ne
„AL
v^v^_test
!push BXIpush CX ;save
r_Out ;it is bai
^_Error ; _ _ ^ __
















;dec CX and loop if not zero
« 3k 44c#:|c« :it>k * * *«3k *4(* **
* CIOS

























































from the console buffer
•ut console string func#
area for ccns input
: size;tell Bdos buff size









1: ;addr of end test msg
write msg to console
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;* COMPUTE PAGENO subroutine *
I ««XA«*«*«*:* >le*«3K«* 3* «4>**:(i«)^***«*4i3(c««4(««* 4(*
;call€d from: Read Sector, Write_S€Ctor
.
Con!FUte_Pageno: ;** computes Isr page # for a given sector
;** parm in - none, works on curr_s€ctcr no
:** parm cut - none, updates curr_page_no
xor AX, AX ;set AX to zero
cmp AL,curr_s€Ctcr no :is it sector ?
iz Store page " ;ir so, no translation
xor CX,CX~ ;ciear CX for counter
aov CL,curr_sector_nc ;cntr for translate loop
Add skew:
add AX,MB_skew ;# of pages between sectors
sbb AX, MB maxuages jmod tc # of pages
jae Dec sector ;juiDp if positive (CF=0)
add AX,lB_fflaxpages ;w€nt neg, add back * pages
C€c sector*
loop Add_skew ;dec sector #, add skew again
Stcre_page:
aov curr page no, AX ;store page number
ret " ~
A*«« *4t4i******«4c 4E4e3(c4e:<c4c9)c*#4i:«c**4i*4(«
* CRLF subroutine *
Y***:»*:k^
;called from: Close Dp, Get Cont Addr,
;End Pass,Init ContTMam, Print Spring, Set Up.
Crlf: ;** sends carriage return, line"feed to cons
;** parm in - none
;** parm out - none
lov AL.cr ;carriage return char
call Putchar ;w^it6 it to console
mov AL,lf ;line feed char
call Putchar ;write it to console
ret
^^rtcalt]»***
* END PASS subroutine *
A :k*-4e*^9<e**^^^x«**ir^**^^^:«
;called from: Main.
End_Pass: ;** performs end of pass housekeeping
;** parm in - none
:** parm out - none, effects global vars
ass # to Ascii and print after pass message
L,pass no ;pass number to accum
Hex_To_lscii ;conv€rt to Ascii
BX, offset msq d pass;addr of pass # in msg
byte ptr [BXj,DH :load high byte tc msg
BX ;DumD to next position in msg
byte ptr CBX],DL ;load low byte to msg
Dx, offset msg_icnepass ;addr of done pass msg
?rint_String ;write msg to console
Crlf :skip a line
number and reset alj. variables for new pass
pass_no ;add one to pass number
newpass flag.l ;set new-pass flag on
curr buS no,0 ;reset to bubble aevice
curr^sec^cr no,0 ireset sector number to





















\* ERR OUT subroutine *
;callsd from: ChGclc_Errors.
Err Out: ;** issue an error message to the console
;** parm in - BX addr in buff of byte error
:** parm out - none, effects global vars
push BX ! push BX ;sav€ addr of error twice
cip newpass_f lag,1 ;is this a new pass ?
inz Prt_6rr ;if not, print error now
aov newpass_flag,0 ;turn flag off
mov DX, offset !nsg_h6ader ;loaa addr of header
call Print String ;print the header
; put zeros into all error counts in the log
mov CXrMB maxdevs+l ;count for # of dev to loop
mov BX, offset errlog ;addr of error log
Clr_loa:
mov byte ptr [BX],0 ;clear log entry error counr
inc BX ;bufflp pointer to next entry
loop Clr_log ;dec CX and loop if not zero
mov AL,curr bub no ;bub dev # to accum
call Hex_To Iscii ;conv€rt to Ascii
mov msg e 3ev,DH ;move in high tyte to msg
mov msg~€~dev+1 ,CL ;move in low byte to msg
;load page num'Eer of error
mov AL,byte Dtr curr_page_no-t- 1 ; hi byte of page#
call H9x__To Ascii ;conv€rt to Ascii
mov msg_e page, EH ;high byte to msgCdig 1)
mov msg e'page-*- 1 ,DL ;low byte to msg(aig 1)
mov ALrBy^e ptr curr_page no ; lo byte or page*
call Hex To Ascii ;ccnvirt to Ascii
mov msa^e pag€-»'2,DH ;high byte to msg (dig 2)
mov msg_e~page-*'3,DL :low byte to msg (dig 2)
;compute and load byte offset of error in page
pop BX ;res"core addr err byte offset
adar_buff equ offset test_buffer ;fcr computation
sub BX,addr_buff ;compute err offset m buff
mov AL,3L ;offset to AL for conversion
call Hex_To Ascii ;conv€rt to Ascii
mov msg_€ "Byte^DH ;mcv€ jn high byte to msg
mov msg e"byta+1,DL ;move m low byte to msg
;load pattern that was written and what was read bacic
mov AL, pattern ;load pattern just written
call Hex_To_A3cii ;ccnv€rt to Ascii
mov msg_e wrote, DH ;move in high byte to msg
mov msg__e~wrcte+1 ,DL ;move in low byte to msg
pop BX ~ ;restore addr of err offset
mov AL,[3X] ;lcad byte just read bacic
call Hex To Ascii ;conv€rt to Ascii
mov msg2e_f sad, DH ;mcve in high byte to msg
mov msg__e read-«'1,DL ;mov€ in low byte to msg
mov DX, offset !isg_err ;addr of total error msg
call Frint_String ;?rint the error message
* 2RRCR SOiMMAfiY subroutine *
;called from: Main.
Errcr_Summary : ;** outputs summary of errors en each device
;** parm in - none
•** parm out - none
mov DX, offset msg_summary ;addr of summary msg
call Print String" ;wrice msg to console
;staD thru errlcg-convert to Ascii - print err counts
mov CX,:iB maxdevs+l ;ccunt for loop - # of devs
150

mov 3X, offset errlog ;addr of error log
lov DI, offset nisg_counts ;addr of msg sum counts
crt loop:
~
mov AL,[3X1 i96"t count from error log
push BXipusfi CX! push DI ;save addr, counter, index
call Hex_To Ascii ;convert to Ascii
pop DI! pop CX! POD BX ;rest index .counter ,addr
mov bvte ptr [DIj^DH ;load high byte to msg
inc Di ;bump to next pos in msg
mov byte ptr [DI],DL :load low byte to msg
inc Di ;bump to next pos in msg
mov byte ptr [DI], blank ; Ascii blank tg msg
inc DI ;bump to next pos m msg
inc BX ;increment buff addr to next
loop prt loop ;d€c CX and loop if not zero
mov DX, offset msg_ccunts ;addr of msg sum counts
call Print String ;writ€ msg to console
ret
* GET CONT ACDR subroutine *
;callad from: Main.
Get Cont_Addr: ;** gets base segment address for the MBB-80
;** controller from the user at the console.
;** parm in - none
:** parm out - ncne, updates ME_contbase
mov dX, offset msg_getadar ;addr of get cont msg
call Print String ;write msg to console
;get base address keyed m by the user
mov CL, Bdos_conbuf ;input console string func#
mov BX, offset cCES_buff ;area for cons input
mov byte ptrC BX ],confcuf_size ;tell Bdos size
mov DX,BX ;load parm for Bdos call
call Bdos ;r6ad from console
call Crlf ;skip a line after input
;make sure only four digits keyed in
mov BX. offset ccDS_buff+1 ;byte 1 tells how many
cmp byte ptr[BX],4 ;se€ if exactly four readjne Error input ; if net 4, error
;maka sure all four digits are valid hex
mov BX, offset ccns_buff+2 ;byte 2 starts data
xor AX, AX ;us€d for Ascii table index
mov CX,4 ;numb6r of digits to check
Check_valid:
mov AL,rBX] ;mov€ digit to AL for chking
cmp AL,Q30H ;ch€ck to see if tco low
jb Error input
cmp AL,0U5H ;check to see if too high
ja Error input




:]mps Srror_input ; it is in -he middle - error
V 3. 1- i (3. li ^ X *
"^
sub *AX,030H ;-30H to get table index
push BX ;sav6 buffer addr
mov BX,AX :AX is index to table
mov AL, Ascii tafaleCBXj ; table look up
pop BX "" ;restore buffer addr
mov byte ptr[BX],AL ; store hex back in buffer
inc BX ;next digit
loop Chack valid ; go check it
;convert 4 valid hex digits to a binary number in AX
mov BX, offset ccrs cuff+2 :byte 2 starts data
mov AH,[BX] " ;get first digit
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nov CL,4 ; shift it to high nibble
shl AH,CL
inc BX ; increment index
or AH,[BX] ;2nd dig or»ed into low nibb
inc BX ; increment index
mov AL,r3X] ;get third digit
mov CLfi^ ; shift it to High nibble
shl AL,CL
inc EX ; increment index
or AL.[BX1 :4th dig or'ed into low nibb
;store controller base address that was built in AX
mov MB contbase,AX
jraps Gef cont ret ; go return
;error in input, "issue message, retry
Error_input:
mov DX, offset msg_errinp ;addr of error message
call Print_String ; write msg to console
call Crif ;s)cip a linejmDS Get Cont Addr ; go asJc again
Get cont_ret:'" ""
"ret
* GST TEST BOFFER subroutine
;called from: Main.
Get_T€St_3uff er : ;** increments pattern and loads test buffer
;** parm in - none
;** parm out - none, effects global vars
inc pattern ;add one (1) to pattern
mov AL, pattern ;pattern to accum for manipul
mov CX,MB buflen ;loop counter - size of buff
mov BX. offset test buffer ;set index into buffer
mov rBX],AL " ; load a byte
inc BX ;bump index
loop Fill ;dec CX, loop if not zero
ret
* HEX TO ASCII subroutine *
;call6d from: End Pass. Err Out, Error Summary.
Hex_To_Ascii: ;** converts a hex number ^o its h€x~Ascii
;** parm in - AL has hex byte to convert
;** parm cut - DX contains hi&lo Ascii bytes
;convert low nibble of AL to Ascii hex digit
mov AH,AL ;save hex # for hi nibble
and AL,OfH ;clear high 4 bits lo nibble
add AL,90H ;handles 0-9 (90H+40H= 130H)
daa ;decifflal adjust
adc AL,40H ;handle a-fH (41H-46H Ascii)
daa ;decimal adjust
mov DL,AL ;lcw nibble Ascii for ret
;convert high nibble of AL to Ascii hex digit
mov AL,AH ;mcve to AL for daa ops
mov CL,4 ;s€t count for shr 4
shr AL,CL ;shift hi nibble to lo nibble
add AL,90H ;handles 0-9 (90H+40H= 130H)
daa ;decinial adjust
adc AL,40H ;handle a-ffl (41H-46H Ascii)
daa ;deciiDal adjust
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evice # to i
ES:P select_tubd€V
ES:P~cmnd reg,MB i
AX! push C7! push IS
Wa it * w































































* LOG ERROR subroutine *
;called from: Ch€ck_Errors.
I** leg the error for use in pass printout
parm in - ncne
parm out - none, effects global vars













;add one to error count
;if not overflow, all done
;inc too big, reduce to max
Print_String:
* PRINT STRING subroutine *
called froa: Close JJc, End Pass, Err Out,
Error Summary, Get cont A3dr, Init Cent,
Main,"Set Up. "" ~
** prints lurfer addressed until •$' hit
** parm in - address of buffer in DX
** parm cut - ncne
CL, Baos_pstring ;function # for Bdcs call
Bdos ;call Bdos and print







* PUTCHAR sutroutine *
;call€d from: Crlf.
Futchar: ;** writes character from AL to console
;** parm in - output char in AL
:** parm out - none
mov CL,Baos_conout ;function# for Bdos call
mov DL,AL ;load char zo Edos reg
call Bdos ;call Bdos and send
ret
* READ SECT05 subroutine *
;call6d from: Main.
R€ad_Sector; ;** reads sector into test buffer from bubble
;** parm in - none
:** parm out - none, effects global vars
call Compute Pageno ;compute 1st page# of sector
;establish addressability to controller
mov AX, MB contbase ;address of controller base
mov ES,AX~ ;load ES to address bubble
;set fflultipage mode
mov ES:P_cmnd reg, MB multi_page ;multipag6 mode
;load first page nilmter fSr transfer
mov AX,curr_pag€_no jcurrent page number testing
mov ES: ?_pagesel_lo, AL ; page select lo byte
mov ESrP pagesel hi, AH ; page select hi byte
;set number oF pages lo transfer = pages/sector
mov ESrP pagecnt_lo,MB pages sec ;# pages to xfer
mov ES: P~pagecnt_hi, Thi ty€e of # is zero
;set up buffer to recsive data
mov CX,MB buflen ;count for loop-buffer size
mov BX, offset t€st_buff6r ;set index into buffer
;select bubble device and issue read command
mov AL,curr bub no ;curr€nt bubble # testing
mov ES:P selecftubdev ,AL ;select current dev #
mov ES:P"cmnd rig,MB_read cmd ;r€ad from FIFO
;wait for interrupt from controller
H6ad_int:
IF vectored int
cmp interrupt flag,0 ;tfill be set ty int handler
"jz Read_int ~ ;if zero, keep checking
mov interrupt flag,0 ; reset interrupt flag
ENDIF ;vectcred~int
IF not vectored int
mov AL,SS:P inl flag ;get interrupt status
and AL,MB_clikinf mask ;ha£ interrupt been set?
iz Reaa_int ~ ;if not, keep checking
ENDIF ;not vectored int
;read from MBB FIFO turfer into test buffer
mov AL, ES: F_rdaxa__reg ;read a byta inrc accum
mov rBX],AL ;load accum into buffer
mc BX ;incr6ment index
loop Read int ;dec CX, loop if not zero
push ES " ;save ES
call Wait ;wait for controller to stop
pop ES ;restore ES





\* SET OP subroutine *
;call€d from: Main.
S9t_0p: ;** inits variables and issues signcn msg
;** parm in - none
;* parm out - none, effects global vars
call Crlf ;skip an extra line
call Crlf ;skip an extra line
mov DX, offset insg_signon ;signon message address
call Print String ;w];ite msg ^o console
mov DX, offset msg_version ;version msg address
call Print string ;writ€ msg to console
call Crlf - ;skip an extra line
;initializ9 all variables and flags
mov newoass flag.1 ;set flag indicating new pass
mov curr_bu"5 no,0 ;current bubble # tc
mov curr sector no,0 jcurrent sector # to
mov pattern, 1 "* ;initial test pattern is 1
mov pass no, 1 ;initial pass I is 1
mov errpf
r
rOf fset errlcg ;addr of error log
;load MB interrupt vector aadress in CF/M low memory
push US ;3av€ this pgm's DS
mov AX,0 ;lowest memory
mov DS,AX ;make it addressable
mov MB int_segment ,CS ;int vector CS is pgm CS
mov MB~int of fset, of fset Trap Handler: trap handlr
pop DS" ~ ;restore this pgm's DS
;set up 8259a PIC tc recognize interrupt from MBB-80
mov AL,MB int mask ;mask to enable MB interrupt
out PICpl7AL " ;send mask to 8259a - 0WC1
sti
ret
* TRAP HANDLER subroutine *
;called from: Vectored to from CP/M interrupt
Trap_Handl9r : ;** sets the interrupt flag semaphcre to one
;** parm in - ncne
;** parm out - none
mov interrupt_f lag, 1 ; set the interrupt flag on
iret ;r6turn from interrupt
* WAIT subroutine *
;called from: Init_Cont, Read Sector,
; Write Sector. ~
Wait: ;** checks status of MBB controller for busy
;*'* keeps checking (wait) until not busy
;** oarm in - none
:** barm out - none
mov Ax, MB_contbase ;addr6ss of controller base
mov ES,AX ;load IS to address bubble
S€€_zero:
mov AL,ES:P_status_reg ; get status register
and AL,MB busy_check ; is it all zeros ?
jz See_zero ;if so,keep checking for one
Ccnt_busy
:
mov AL,ES:P status_reg ; get status register
and AL,MB busy_check ;see if busy, and to mask




;* WRITE SECTOR subroutine *
;called from: Main.
Write_Sector : ;** writes sector from test_buffer to bubble
;** parm in - none
:* para out - none
call compute^Pageno ;conipute 1st page* of sector
;establish aadressability to controller
mov AX, MB contbase ;addr€ss of controller base
mov ES,kX~ ;load ES to address bubble
;set mulripage mode
EQOV ES:P_cmnd reg, MB_inulti_page ;niultipage mode
;load first page number for transfer
mov AX,curr_pag€_no icurrent page number testing
mov ES:P pagasGl_lo, AL ; page select lo cyte
mov ES: P^pagesel hi, AH ; page selecr hi byte
;set number of pages lo transfer = pages/sector
mov ES: P_pagecnt_lo, MB pages sec ;# pag€s to xfer
mov ES:P_pagecnt hi,0 Thi by'Ee of # is zero
;set up buffer to senH data
mov CX,MB buflen-1 ;ccunt for loop-buffer size
mov BX, offset test buffer ;set index into buffer
;select bubble device and issue write cmd
mov AL,curr bub no ;current bubble * testing
mov SS:P select^tubdev , AL :select current dev #
mov AL,rHX] jload first byte
mov ES:p wdata r6g,AL ;write a byte to FIFO buff
inc BX " ~ ;increment index
mov ES:P cmnd r€g,MB_¥rite cmd ;write FIFO buff




cmp interrupt flag,0 jwill be set ty int handler
jz Write_int"' ;if zero, keep checking
mov interrupt_f lag,0 ;reset interrupt flag
ENDIF ;vector6d_int
IF not vectored_int
mov AL,ES:P int flag ; get interrupt status
and AL-MB clikinf mask ; has interrupt been set?
iz Write int " ; if not, keep checking
ENDIF ;nof vectored_int
;write into MBB FIFO buffer from test buffer
mov AL,[BX] ;byte from buffer to accum
mov SS : P wdata r£g,AL ;write a byre to FIFO buff
inc BX " "" ;incr€ment index
looD Write int ;dec CX, loop if net zero
push SS " ;save ES
call Wait ;wait for controller to stop
pop ES ;r€store ES
raov ES:P cmnd_reg,MB int_inhibit ;clear cont int
ret ~
* DATA SEGMENT AfiEA *
DSEG
org 0100H ;leave room for base page
** Variables *
iscii_table db OOH, 01 H ,02H ,03H , 0aH,05H ,06H, 07H, 08H,09H
















conbuf size ;area for con
1 ~ ; bubble device
1 ;bubble page #
1 ;bubble log sec
























































































































OR: net exactly 4 digits entered,'
nvalid hex digits! I «'
•Key in 4 digit seg
or HBB-80 controlle
be in hex (4 digits
ment base addr*
r. • , cr,lf
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Is byte for pa
ms 2 bits for
Is byte for mi
lis 2 bits for
internal use (p
cage size regi
TI use only, (
two uses: sel
P select_bubd€v ; inte









































;start CP/M interrupt vectors
;pad to int type for MBB
rw 2* (MB int_type)
rw 1 ~ ;aQdr cf int vector offset
rw 1 ;addr of int vector segment





FROGBAfl LISTING OF H£dOPHT.Ad6
FILENAMES; Pascal = MB. ME80FMT. TEXT
CP/M = MB80FMI.CMD





MBB - Interrupts disabled bv
rupt jumper on the MBfi
86/12A SEC, 20 address
86/12A converting
lines, MDS system,
to low 8 bits
disconnecting the inter-
board. Multi-page mode.
This program writes a lormattipg code (OeSH) into every
byte m the bubble devices. This code is for standard
IBM compatible disks.
The MBB-80 controller bas€ address is read into variable
•MB contbase» . MBB-80 address select pins must correspond
to *his address. This program uses memory mapped I/O
through the base address,
Jeffrey Neufeld and Michael Hiclclin, CS-03, Thesis *
-«4>«*4(**4t4c4c9k:k4i**:#:((*4(*4(4(*4i4c3*:^4t4<4>*:tc4t#4i4i4iV4(4c4e4e4t*4i4e4(4(4>4(4e4(4e4c4(4(4ca|(4(
* Bdos function numbers for calls *
Bdcs_conbuf equ 10 ;con£ole string input function #
Bdcs conout equ 2 ;console output char function #
Bdc£~pstring equ 9 ;print string until •$• function #
Bdc£_reset equ ;CP/M-86 reset to CCP function #





MB_pages sec equ 8
MB paqesize equ 18
MB~skew equ 12
buffer length for sector
bubble devices are #0-#7
# of pages on each bubble device
# of log sectors on each bub dev
# of pages per logical sector
bubble device page size



























cont busy? status check (20H)
init the controller (01H)
int inhibit/reset mask (80H)
mask testing if int set
multi-page mode command
multi-page read command
reset the controller (40
multi-page write command (14H)
;* Miscellaneous equates *
ccnbuf_size equ 80
cr equ OdH
format pattern equ OeSH
If ~ equ OaH
;size of console input buffer
;Ascii carriage return cent char
;format pattern for every byte












* MAIN PROGRAM - CRIVER *
CSEG
MB80FMT: call Set_Op ;do initialization
call Get_Ccnt Addr ;get address of MBB-80 base
call Init Con^ ;init the cont and devices
Fcrmat_loop: "
call Write Sector ;writs a sector to bubble
;advance to next sector m device. see if last sector
inc curr__s€ctcr_no ;increment current sector #
cmp curr sector no, MB maxsectors ; last sector ?
jnz Format locp" ;If not- format next sector
;was last sector , advance to next bub dev on board
mov DX, offset fflsg_donedev ;addr of done dev msg
call Print String ;write msg to console
cmp curr "5ub_no , MB_maxdevs ;last bubble on board?
jz Don9~format :if sc, done with formatting
;prepare to format next cutble device
curr_bub no ;if net, increment device #
curr_sec^or_no, ;s€t sector # back to zero
Format loop ;gc fcrmat next device
Ecne_
~
Close Op ;do end of run housekeeping
CL,Bdos_reset ;f unction # for Bdcs call
DL,0 ;paraa€ter to release memory
Bdos ;call Bdos to terminate prog
±iHi:^:tf***********^* snd of Main Program ***************»*
* BDOS (CP/M-36) subroutine *
;called from: Get Cont Addr, Main,
; Print string, Putchar.
Bdcs: ;** entry to Bdos via software interrupt 224
;** parm in - caller loads regs as per req
:** parm out - as supplied by Bdos returns
int 224 ;8086 software interrupt
ret
* CLOSE OP subroutine *
;called from: Main.
Clcss (Jp: ;** issues goodbye"
;** parm in - none
;** para out - none
;issue goodbye message
call Crlf :slcip extra line
mov DX, offset msg_enaf ormat ;addr done format msg




* COMPOTE PAGENO subroutine *
;called froai: Write_Sector.
Cciipute_Pageno: ;** computes 1st page # for a giver sector
;** parra in - none, works on curr_s€ctor no
jdc* parm out - none, updates curr page_no
xor AX, AX ;set AX to zero
"*
cmp AL, curr_s6ctcr_no :is it sector ?
jz Store page ;ix sc, no translation
xor CX,CX"" ;clear CX for counter
mov CL,curr_s€Ctor_nc ;cntr for translate loop
Add slcew* ~* ^
add AX, MB skew ;# of pages between sectors
clc ~ ;clear carry
sbb AX, MB maxpages ;niod to # or pagesjae Dec sector ;jump if positive (CF=0)
add AX,l!!B_maxpages ;w€nt neg, add back # pages
E€c sector* ""
~ loop Add skew ;dec sector #, add skew again
Stcre_page: ""
mov curr_page no, AX ;store page number
ret
* CRLP subroutine *
;called froB: Close Op, Get Cont_Addr,
; Init_Cont, Main, Print_String. Set Op.
Crlf: ;** sends carriage return, line feed to cons
;* parm in - none
:** parm out - none
mov AL.cr ;carriage return char
call Putchar ;write it to console
mov AL.lf ;line feed char
call Putchar ;write it to console
ret
* GET CONT ADDS subroutine
•k :(i * :<(*** :tc* 3«c :4c * :^ * * :(i :4e ak fir « « * aii 3S :4i J* :^* « :(i :(i 9»t 3«i^ j|( «* :fc* :(c 4c 4( * 4c )^ 3i( 9ii 3(1 341 all a^ 34c*
;called from: Main.
Get_Cont_Addr : ;** gets base segment address for the MEB-80
;** controllsr from the user at the console.
;** parm in - none
:* parm out - none, updates MB_contbas€
mov DX, offset msg^getaddr ;addr of get cont msg
call Print String ;write msg to console
;get base address keyed m by the user
mov CL, Bdos_conbuf ;input console string func#
mov BX. offset ccns_buff ;area for cons input




loa"a garm for Bdos call
raad trom console
,skip a line after input
;make sure only four digits keyed in
lov BX, offset ccns__Duf £•• 1 jbyte 1 tells how many
cmp byte ptrCBX],U ; see if exactly four read
ine Error input ; if net 4, error
;maKe sure all four digits are valid hex
mov BX, offset ccns_buf f-t-2 ;byte 2 starts data
xor AX, AX ;used for Ascii table index
mov CX,4 ;numfcer of digits to check
Check_valid:
mov AL,rBXJ ;move digit to AL for chking




cmp AL,045H ;check to see if too high
ja Error input
cmp AL.03^H ;chk mid-mvalid (3aH-U0H)
ibe Valid hex
cmp AL.041H
iae Valid hex ...
imps Error^input ; it is m the middle - error
Valid hex: ~
sub AX,030H ;-30H to get table index
push BX ;£ave buffer addr
mov BXrAX :AX is index to table
mov AL,Ascii table[BXj ;table look up
pop BX ~ ; restore buffer addr
mov byte ptrCBX],AL ; store hex back in buffer
inc BX ;next digir
loop Check valid ; go check it
;convert 4 valid hex digits to a binary number in AX
mov BX, offset ccii3_buf f-»-2 :byte 2 starts data
mov AH,fBX3 ;g€t first digit
mov CL,4 ; shift it to nigh nibble
shl AH,CL
inc BX ; increment index
or AHrCBX] ;2nd dig or'ed into low nibb
inc BX ; increment index
mov AL^FBX] ;g€t third digit
mov CL,4 ;shift it to high nibble
shl AL,CL
inc BX ; increment index
or AL.[BXJ :4th dig or'ed into low nibb
;store controller base address that was built in AX
mov MB contbase-AXjmps Ge'€ cont ret ; go return
; error in input, "issue message, retry
Error input:
iov DX, offset msg_errinp :addr of error message
call Print_String ; write msg to console
call Crlf ;skip a linejmps Get Cont Addr ; go ask again
Get_cont_ret:~ ~
ret
* INIT CONT subroutine *
;called from: Main.
Init_Cont: ;*=* inits the MEE controller and each device
;** parm in - none
;** parm out - none
;initialize page size and miner loop size
mov AX, SB contbase ;addr€ss of controller base
mov ES,AX"~ ;load ES to address bubble
mov AX, MB maxp^ges ;pages per bubble device
mov ES:P Ioopsize_lc ,AL ;lcopsize low byte
mov ES : P"'looDsiz€_hi, AH ;loopsize hi byte
Bov ES: P~pagesiz€_reg, MB_pagesize; page size reg
;issue reset command to tne controller
mov AL,MB_reset_cmd ;reset mask byte
mov ES:P cmnd_reg,AL ;issue reset command
;initialize each bubble device
mov CX,MB maxdevs*1 ;ccunt for loop-# of devices
mov AL,0 " ;d€vice # to initialize
?or_each:
mov ES: P_3el€ct_fcubdev , AL ;select each device
mov ES:P_cmnd reg, MB init_cmd ;init this device
push AXlpush C7!push "ES ;save bubble #, counter, ES







pop CXI pop AX ;restore ES ,cntr, bubble #
;next device nuDiber
;dec CX, loop it net zero
formatting in progress
irlf " ;skip an extra line
DX, offset insg__forniatring ;formattinq msg addr





* PRINT STRING subroutine *
called from: Close Up. Get Cont_Addr,
Init Cent, Main, Set Up.
** prints buffer addressed until ''i^ hit
** parm in - address of buffer in BX
«* parm out - none
CL,Baos_pstring ;f unction # for Bdcs call
Bdos ;call Bdos and print






* PUTCHAR subroutine *
;called from: Crlf.
Putchar: ;** writes character from AL to console
;** parm in - output char in AL
** oarm out - none
;function# for Bdos call
;load char to Bdos reg







• * SET UP su
.•k;^7lim*m**m*^****:¥*:¥W****:¥*
;called fro





mov DX, offset m
call Print strin




9 initiali.ze all vari





ariables and issues signcn msg
- none
t - none, effects global vars
;skip an extra line
;skip an extra line
sg_signon ;signon message address
g ;writ€ msg to console
sg_v6rsion ;version msg address
g ;writ€ msg to console
;skip an extra line
atles and flags
,0 ;curr€nt bubble # to
_no,0 ; current sector # to
*****:mifi(t**it**in**it(*m***************W***********************»





;called from: Init Cont.
;** checks status of MEB
;** keeps checking (wait)
;** parm in - none












[Bov AL, ES:P_status_reg ; get status register
and AL, MB_busy_check ; is it all zeros ?
jz See_zero ;if so,keep checJcirg for one
Cont_busy
:
mov AL, ES : P_status_r€g ;g€t status register
and AL,MB busy check ;see if busy, and ro mask
jnz Cont_"5usy ~* ;if busy, check again
ret
* WRITE SECTOR subroutine ^
called from: Main.
** writes sector using format patt to MBB80
** parm in - none
** parm out - none
call Compute_Pag6no ;compute 1st page* of sector
;establish addressabiiity to controller
mov AX, MB contbase ;addr€ss of controller base
mov ES,AX ;load IS to address bubble
;set multipage mode
mov ES: P_cmnd_reg, MB_multi_page ;multipage mode
;load first page number for transfer
mov AX,curr_page no ;current page # formatting
mov ES:P pagesel||[lo, AL ; page select lo byte
mov ES: p-pagesel hi, AH ;page select hi byte
;set number of. pages fo transfer = pages/sector
mov ES: P__pagecnt_lo,MB_pages sec ;# pages to xfer
mov ES:P pagecnt hi,0 ;hi byte of # is zero
;set up buffer to sen3 data
mov CX,M3_buflen-1 ;count for loop-buffer size
;sel9ct bubble device and issue write cmd
mov AL,curr bub no ;current bubble # formatting
mov ES: P_seTect~bubdev, AL iselect current dev #
mov AL, format_paxtern ;loaa format pattern
mov ES:?_wdata reg.Al ;write a byte to FIFO buff
mov SS:P_cmnd feg, MB_wri-!:e cmd ;write ?IFO buff
;wait for interrupts from controller
Write_int
:
mov AL,ES:P int flag ; get interrupt status
and AL.MB cTikint mask ; has interrupt been set?
jz Write int ~ :if not, keep checking
;¥rire into HBB FIFO buffer from format pattern
mov AL, format^pattern ;byt€ from pattern to AL
mov ES:P wdata__reg, AL ;writ9 a byte to FIFO buff
loop Write int ;dec CX, loop if net zero
push ES " ;save ES
call Wait ;wait for controller to stop
pop ES ;restore ES
mov ES:P_cmnd reg,MB_int inhibit ;clear cont int
ret
~ ~
* DATA SEGMENT AREA *
DSEG
org 0100H ;leavs room for base page
"* Variables *
Ascii^table db 00H,01 H ,02H,03H , 04H , 05H,06H,O7H,0aH,09H
rb 7 ;for Ascii 3afl to 40H - invalid
db 0aH,0btt,0cH,0dH,G€H,0fH
cons_buff rb conDuf_size ;area for console input









;bubbl€ page # formattina
;tub logic sect # fcrmatting
;fcase segment addr for flBB-80
•** string data arsa fcr console messages
rning to CP/H!$»
EOR: not exactly 4 digits entered, •
invalid hex digitsl!$'
atting the devices $•





Form ..-- -w,*w>,- ^
cr,lf,'Key in 4 digit segment base addr*
»€ss fcr HBB-80 controller. '. cr,If
"Must be in hex (4 digits, then CR only)*
= > $•
f
** MBE-80 CP/M-86 BUBBLE FORMATTER **$•
Multi-Fage Mode Version 1.05*
;GENCMD to fill last address
3k4 4i:4i^:iic4c*«4e*34i*:teaic4i«
€nd of Variables **************
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of Controller and Port definitions *******m^





FROGBAH LISTING OF HBBIOS.AdS
FILENAMES: Pascal = MB. BIOS. TEXT
CP/M = MEBIOS.A86
titl€ •Customized Basic I/O System*
* This Customized BIGS adapts CP/M-86 to *
* the following hardware configuration: *
* Processor: iSBC 86/12A
* Disk Controller: Intel SBC 202 *
* Bubble memory: MBB-80 with memcry-mapped I/O *
* Memory model: 8080 *
* Programmers: J. A. Neufeld, M.S. HicJclin *




addr_high ram equ OfOOH ;high para user available RAM
bdos_int_"?ype equ 22U ;r€served BDOS interrupt
cr equ OdH ; Ascii carriaqe return
dis)c_type equ 01H ;type for standard flot>py disk
true equ -1 ; f cr conditional assembly
false equ not true ; for conditional assembly
If equ OaH ;Ascii line feed
max retries equ 10 ;fcr disk I/O, # of tries
mbbHO_type equ 02H ;tyDe for MBB-80 bubble
sector_siz6 equ 128 ;CP/M logical disk sector size
18251 asART console ports
CONP_data equ 0d8H ;I8251 data port
CONP_status equ OdaH ;I8251 status port
; Disk Controller command bytes and masks (iSBC 202)
« I I
DK_chkint_mask equ OOUH ;mask to check for DK interupt
DK_home_cmd equ 003H ;mcve to home position command
DK_read cmd equ 004H ;read command
CK_writ9_cmd equ 006H ; write command
166






















;low addr byte cf iopb
;high addr cyte of iopb
-si





MB_pages sec equ 8
MB_pag€size equ 18
MB_skew equ 12
buffer length for MEB sector
bubble devices are #0-#7
# of pages on each device
# of leg. sectors on each dev
# of pages per logical sector
bubble device page size
skew factor for page xlation
Magnetic bubble ccmiBacd bytes and masks (MBE-80)
ME chkbasy_cind equ 020H
ME'chkint mask equ 080H
MB^inhint'cmd equ 080H
ME_init_cmd equ 01H
MB mpaqe_cmd equ 010H
ME""reaa cmd equ 012H
MB'rese? cmd eau 040H
ME"write"cmd equ 014H
is controller busy ? status
mask to chk for MSB interupt
interrupt inhibit/reset mask
initialize the contrcller





Lcader_bios is true if
LOADER BIOS, otherwise
CPM.SYS file. This secl
appropriate equates to
assembling the
EIOS is for the
























BDOS entry point in CCP
start of Sios after CCP
base of CCP is
stripped BDOS entry in CCP
start of LDBIOS after CCP
base of CPMLOADER
;* *
. 1c41i*:*eie4e:4c:4c^«**^:^:tc:te:i::(c 2nd Of EqUat6S ***********************
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om; bios jump vector,




entered with a JMPF so use









in low memory tc
raps.
IF not leader bios
call Init Bios_Int :set~up interrupts for CPM.SYS
ENDI"? ;nct load€r_bios
IF loader_bios
call Init Ldr Int ;set up interrupts for LOADER
ENDI? ~ ;lcader_bios
Sperform special initializations for CP/M-86
call Load Dma Addr ;load dma addr for devices
call Devic9_Init3 ;init all devices
163

; (calls for additional initialization go here)
mov BX, offset msg signon
call Print__asg ;print signon message
mov CI.O ;a€fault to dr A: on coldstart
jmp CCP ;juinp to cold start entry of CCP
lit:^int*innif*** 'WBOOT* jump vector destination ***********
. **:4(*:4ix**********************************V3|c****************
;called from: bios jump vector.
WBCCT: ;** Arrive here from BDOS call number
; ** parm in - none
•** parm cut - none
jmp CCP+6 ;entry to CCP at command level
**********************************************************
* *
* CP/M Character I/O Interface Routines *




*********** 'CONST* jump vector destination ***********
**********************************************************
called from: bios jump vector.
CONST: ;** returns console keyboard status
** parm in - none
** parm cut - returns status in AL* O0=not ready, Off=ready
in AL,CONP status ;get status
and AL,2 ~ ;see if ready-bit 1-is set
jz Const ret ;if not- it is zero and not ready




.*4********* 'CONIN* jumo vector destination ***********
*************** *:4(******:|(**4*]K«:t(*:4c**************************
; called from: bics jump vectcr.
CONIN: ; ** returns console keyboard character
; ** parm in - none
*, ** para out - returns character in AL
call CONST ;g€t console status
test AL,AL ;is it zero (not ready)?
jz CONIN ;if zero, keep checking
m AL.CCNP data ;r€ady, so read character




!r*:*:«:«(^3k*:4t*** 'CONOOT' juiDc vsctoL destination *******«
;call€d from: bics jump vector.
CONOUT: ;** write character to console keyboard.
;** parm in - character to be output in CL
;* parm cut - none
in AL,CONP_status ;get console status
and AL.
1
;?€e if ready-bit 0-is set
jz CONOUT ;if zerc, not ready-jceep checking
mov AL-CL ;lcad input parm to AL for out
out CONP_data,AL ;output character to console
ret
1*4********* 'LISTOOT* jumc vector destination ****^******
; called frcm: bios jump vector.
LISIOUT: ;'^* write character to list device.
;* parm in - none




*:*4*****4e*A 'LISTST* jump vector destination ***********
*:t^it*^i(fMT^}^±*iti*:)f^*ilf^:$**^4************************* **********
called frcm: bios jump vector.
LISIST: ;** returns the list sratus.
* parm in - none





*)»***:K*#:tc*:4e 'PUNCH* jump vector destination ***m*******
; called from: bios jump vector.
PUNCH: ;^* write character to the punch device.
;** parm in - character to send in CL
;** parm cut - none
;not implemented





» READER* lump vectoT destination ***********
;call€d from: bios jump vector.
REACEE: ;** return character from reader device.
;** parm in - none
;** parm cut - character read in AL
mov AL^OIaH ;r6turn eof for now
ret
!A4:4i«>ie*«:t(*** »GETIOBF« lumc vector destination ******
; called from: tics lump vectcr.
GETIOBF: ;** return I/O map cyte (iobyte)
;** parm in - none
:** parm cut - returns iobyte in AL
mov AL,ioDyte ;iobyte not implemented
ret
•fe:««*:ti«:((*««*
'SETIOBF* jumc vector destination ***********
;called from: bios jump vectcr.
SETIOBF: ;* set I/O map byte (iobyte)
;** parm m - iobyte to be set in CL
;* parm cut - none
mov iobyte, CL ;iofcyte not implemented
ret
* Disk Input/Output Routines *
* Disk is 1202 Controller with ports at 078H for 8 bytes *
* *
ak 4 :k***sk*****4c:* :te«* *4i*«« :(t9(i# :4>4cai(«««« *« «9^3(i>ic**:<e«3tc4( »«:*!* 4 ¥3^ai(:|(*^
*j(i9k*^«A:4e:*:^* 'SELDSK* jump vector destination ***********
:4c ******** ******9k*********j|i*****:|:***ak************ **********
;called from: bios jump vectcr.
SEIESK: ; ** select disk for next read/write
;'^* parm in - disk number to select in CL
;** parm cut - address of first dph in BX
; dph is a disk parameter header.
mov disk,CL ;save disk number
mov BX,0 jready for error return
cmp CL.num loqdisks ;beyond max disks?
jnb Seldsk^ret ;rcturn if sc
mov CH,0 ;double(n)
mov BX,CX ;BX = n
mov CL,U ;r6ady for *16, 16 bytes each dph
171

shl BX,CL ;n = n * 16
mov CX, offset dpbase ;addr€ss of first dph
add BX-CX ;dptas€ + n * 16
push BX :save debase
;det.Grmine tyoe of device this disk number is
xor BX,BX ' ;cl6ar BX of index
mov BL,disk ;load disk number for index
mov AL, device_table[BX ] ; find type of device
mov device_type, a;. ;store the type returned
;make CP/M logical disk # inapping to floppy cont or
;i)!BB-QO cont address depending on device type,
cmp device t ype,disk_type ; is this a floppy?
jna Load mBb80_cont ; if not, do MBB-80 cont addr
mov ALrD'^ logical tablefSX] ; get floppy disk #
mov DK_diSk,AL ;Stcre floppy cont disk #jmps Seldsk_r€t ;gc return
Ioad_mbb80 cont:
add Bl,BL :dcubl€ disk # for word index
mov AX, MB_logical table[BX] ;get addr of cont
mov MB contbase,AX ;store as current base addr
Seldsk_r9t :~
poD BX ;r€stor€ dpbase for return
ret
.«:»4<*:4c4e*:^*4i*
'HOME' jufflp vector destination ***********
. :*4i4i4i4c4i*3|(**4c4(4r««««*4(*****^4i4i*a*i**4e4(«4t3(i4t«4(*>t(4(4e4c4cik4(*4i4c4c4c4(«>|(4c4e4i
;called from: bios jump vector.
HOME: ;** move tc trk on curr selected drive
; ** parm in - none
;* parm out - none
cmp device type, disk type ;is this a floppy disk?
jne Mbb80_Home ;if not, home bubble
mov DK_io__coffl,DK hcine_cmd ;hcme the floppy disk
mov track, ""
call Dk Execute Cmdjmps Home ret ~ ;go return
Mbb80_home:
xor CX,CX ;clear CX, parm - track=0
call SETTRK ;set track for bubble =
Heme ret:
"ret
. :* :« 4i*<*4c4cik4(*:^4e4c**9kic4e4e «4<4c*4i4( 3)1 *3^4(« ^A^i^t^^t^i^ea^*^!^'** 4(3*3*i«4i4(4c4( *4(34i4e 4( ^
.-k^-if^:^:^*****
» SETTRK' jamc vector destination ***********
• 4e *********-*****:** 3k************************ ****a|c*4i**:tc:K9|i4c***
;call€d from: tics jump vector, HCME.
SEITRK: ;** Set track tor next, read/write
;** parm in - track address in CX (CL)
;** parm cut - none
mov track, CL jstcre track number
cmo device type,disk type ; is this a floppy disk?
je Settrk Tet ;if so, just return





!«!:^:4i)ic««:((:4c:ic** 'SETSEC jumc vsctoT destination ***********
called from: bios jump vector.
SETSEC: ;** Set sector for next read/write
** parm in - sector number in CX (CL)
** parm out - none
mo7 sector-CL ;stcre sector number
ret









































































4i« :((# 4^«* 94c 3|i3(: :« 4c *
n 4i;*4c4c4c:4c:^4r4c>|c4c
4i««4c 4( «4c4c 4c4c4c4c 4c 4(
or.
sical sector
table at Tdx ]






;nc xlat,C?/M sect #0 => secx #1
.ak3»4i4i4c4c4c4c*4c4c4c4c4c«4c1C3k4(«4E4c4c4c4c3^4>4c4c4>4i4c4i4c4i4t4i4c4t4c4c4c4c4c4c3lc4c4c4c4c4c4c«4c4c4(3|c4c
!4i4 4*4r4c4c4c4c*4c 'SETDMA' jUfflC VeCtOr destination 4c4i*****4c4c4c4c
.
4c 4 41 41 4c** 4(4c4c 4c 4c 4c* 4c4c 4c 4c4( 4t 4<3>c 3ic 414c 4i 414c 4c 41 4( 4c 4c4c 4c 41 4c4i 4C4C4C4C 4c 4c 4c4c4c 4c 4C4C4C4C 4c 4c4c4c :* 4c
;called frcm: bics jump vector.
SETDMA: ;** Set offset for user DMA buffer
;** parm in - DMA offset in CX
:** parm cut - none
mov dma_of fset.CX ;store dma offset




*4**4c4e*4c*** 'SETDMAE' jump vector destination 4t4c4t4c4c4c*4c4c4t*
5k4i4(*4c4c3k4c:*'^4:4(*4c*a(**4c****ak*4t4c4(*4c3k4c4c4c4c4c4c4i4(4c4cx4c4c4i4c4c4ci4i4'4c4c*4i4(9|c4c4c
;called from: bios jump vector.
SEIEMAB: ; ** Set segment base for DMA buffer
; ** parm m - segment in CX
;** parm out - none
mov dma_seament ,CX ;store dma segment





l*ifvi,7it*:^m**** 'GETSEGT* jump vector destination ***********
. it 4 :4i3k3t:«*4c****************************** *****4f**************
;call€d from: bios jump vector.
GETSEGT: ;** Return offset of memory desc table
;* parm in - none
•* parm out - address of tatle in BX




































































































































































































rem: bios jump vector,
a 128 byte sector
in - none
cut - return code in AL
CK, FF = unsuccessful
sk tyje ;i£ this a floppy disk?











; perform the read
;return




:*4**:«c««**AA 'WRITS' jump vector destination ********
; called from: bios jump vector.
WRITE: ;** Writes a 128 byte sector
;* parm in - none
;** parm cut - return code in AL
; 00 = OK, FF = unsuccessful
cmp device type, disk type ; is this a floppy disJc?jne Bubble~writ€ ;if not, use bubble routine
mov CL,U
mov AL,DK_disk ;comhine disk selection
sal Al.CL ;with opcode
or AL.DK_write cmd ;creat€ iopb for write
mov DK io_com.^L ;load iopb
call Die Execute Cmd ;perform the writejmps Write_ret " ;return
Bubble write: ;use bubbls routine to write





* The following subroutin€s perform various specific *
* tasks for the above jump vectors. *
* A
* DEVICE INITS subroutine *
;called from: IN^T,
Device Inits: ;** Perform any mit necssary for"
; all dtvices generated.
;** parm in - none
;** parm cut - none
;(*** Device initialization for the iSBC 202 disk ***)
;Ioad address of the iSBC 202 iopb {channel ccmmand)
mov CL,U ;load CI for shirt
mov AX,CS ;lcad AX with this segment
sal AX,CL ;mcve segment to high byte
add AX, offset DK iopb ;offs€t of iopb (chan cmd)
mov DK_iopb addr,3X ; store for later use
;see if any iSBC 202 controller to be initialized
xor CX,CX ;cl€ar CX for counter in loop
mov CL,nura log disks ;load # of disk devices
Check_i202:
mov EX,CX jindex into device table
cmp device t ablef BX ],disk_type ;i202 disk?
ie Init_i'202 ;ii so, go mit the ccntr'ler
loop Check_i202 ;check next
jmos Done i2C2 ;nc i202, go init mbbSOs
Init_i202:
in AL,DKP_result_type ;clear the controller
in AL,DKP__result byte
out DKP reset, AL~;dL is dummy for this command
;!**'*« Device initialization for the ilBB-80 bubble ***)
;initialize each MBB-80 controller defined
Done_i202
xor CX,CX ;cl€ar CX for counter in loop
mov CL,num_log_disks ;lcad i of disk devices


























































































cnt # to BX
ct 1 for table
index for word lockup
[BX] : get cont addr
a null addr (place holder)
?
go tc next cont'ler
d to current base
minor loop size
;load ES to address bubble
; pages per bubble device
AL ; locpsize low byte
AH ;loopsize hi byte




; issue reset command
vice
;save CX, outer counter
; count for lccp-# of devs
; device # to initialize
ES: MBP^select b
ES: MBP cmnd reg
AXIpush CXTpus
MbbSO Wait








ub.AL ;select each device
,MB inix_cmd :init this device
n 2S :save bubble* .counter ,ES
wait for controller
restore ES, counter, bubble*
next device number
dec CX, loop if not zero
restore CX, cuter counter
AX
















































stent :4c :«(« **:(c :ii(3k« 9ii *4e :4i* :|c:|c
K EXECUTE CMD sub
;called from: HEAD, HEITE.
;* Executes a d
;* parm in - no
;** parm out - s
;** 00= CK, FF=
routine




tatus of the op in A
unsuccessful
rtry cnt, max retri
to 3isk confrolle








































es ; load count for r




ut low byte or icpb
h byte to AL for cut






t reason for interru
complete ?
o check the result b
ear result byte
n*t ready - load cod















In'AL,DKP__result byte ;qet result byte
and AL.OfeH Tcneck for error in any bit
jnz Retry :fcund one, retry
;read or write is ok, AL contains for return
"1 m D s Dk execute ret
; retry the"command""until max_retries attempted.
Betry:
mov DK err_code,AL ;save error result byte
dec DK'rtry cnt ;dec number of attempts sc far
jnz Send iopb ;if not zero, send command again
;dia max retries, no success - issue error message
call T3k Print Err : print out appropriate err msg
in AL.CDNP dala ; flush usart receiver buffer
call ucon Echo ;r€ad upper case console character
cmp AL, 'C"
je Wboot jump ;caccel
cmp ALc'"H'
je Load retries ;r€try max times again
cmD A L ^I
'
je Dk execute ret ;igncre error
or ALTOFFH " ;s€t code for permanent errorjmps Dk_execute ret




* DK PRINT ERR subroutine *
;called from: Ck Ex€cute_Cmd.
Dk_Frint_Err: ;** Prints out disk error messages,
;** parm in - uses DK_err_code
;** parm cut - none
mov EL,DK_err code ;load code for index to table
mov BH,0 " ;cl€ar high byte of index
test BL.OfH ;s€6 if error bits in low nibble
jz Use hi_ind€x ;error is in high nibble
Dse_low_index:
mov BL,DK err loinxCBX] : get offset in addr tablejmps Prin'5_it~ ;go print the message
Ose_hi_ind6x
:
mov CL,4 ;shift four bits right
shr BX,CL ;shift it right
mov BL, DK_err_hiinx[BX ] ; get offset in addr table
Print i '^ * *" ^
fflov*BX,DK err_tabl€[BX ] ;load addr of message
call Prin?_Msg ;print appropriate message
ret
IF not loader bios
;* INIT BIOS INT subroutine *
'^****yk**:tt:k**********9****W****************^*********^f******
;called from: INIT. (if not loader bios)
Init_Bios_Int: ;** sets up the interrupt vectors in low
;** memory to vector soft/hard interrupts.
;** parm in - none
; ** carm out - none
push DS!push ES ;sav€ the DS & ES register
mov iobyte,0 ;clear iobyte
mov AX,
mov DS,AX











interrupt to address trap routine




CXrSIO ;trap vector to
movs AX, AX ;all 256 interrupts
offset to proper interrupt
bdos int of fset ,addr_bdos
ES !~pop~DS ;r€stor€ the ES & DS register
ENDIF not leader bios
IF
!





















































































































write msg to console
initializations go here
IF ; if loader_bios
* :|i :|c^* :(c* # 9^ :fc 1^ * Steile .^ :«* * ak
* LOA




























































































4i4c4e sK^c **4(* 3|i4c*4c 4c«4(:fc -ie 1*
ne *




a new DMA addr.
es using variables
egment.





a addr - disk




;* MBE80 READ subroutine *
;called from: READ.
Mbt80_R9ad: ;''"^ reads a sectcr from bubble
;* parm in - none
;** parm out - status of the op in AL.
;** 00= CK, FF= unsuccessful
push ES ;sav€ register
call MbbSO Sector Xlat ; compute 1st page* of sect
;establish ad"3r€ssability to controller
mov AX, MB contbase ; address of ccntrcller base
mov ES,AX" ;load 3S to address bubble
;set multipaqe mode
mov ES:iiBP_cmnd reg,M3_apage cmd ;multipage mode cmd
;load first page nuabsr fcr transfer
mov AX,.IB page_no ; current page number
mov ES: i:iBP_pages€l_lo, AL ;pag€ select lo byte
mov ES; MB? pagesel hi, AH ;Pd9€ select hi byte
;set number of pages lo transfer = pages/sectcr
mov ES:MBP pagecnt lo,MB pag€s_sec ;#pages to xfer
mov ES: MBP~pagecnt~hi,0 ~ ;hi oyte of # is
;set up dma address tc receive data
mov CX, MB^buflen ;count for loop-buffer size
push DS ;sav€ CP/M»s DS
mov AX,dma_s6gment ; get dma segment
push AX ;sav€ dma segment DS
mov BX, dma_of fset ;off£€t of dma area
;select bubble device and issue read command
mov AL,i!iB_bub no ;current bubble number
pop DS " ;don6 local, readdr dma area
mov ES: J1BP_select bub, AL; select current dev #
mov ES: MBP^cmnd rig, MS read_cmd ; issue read from FIFO
;wait for interrup"? frcm ccntrcller
Read int
:
"mov AL,ES:MBP int_flag ;get interrupt status
and AI.MB chkint mask ; interrupt set ?
jz Reaa_int ~ : if zero, keep checking
;see if read enough from bubble sector to fill dma area
cmp CX, (MB_bufl€n - sectDr_£ize) ;transferred enough?
jnz Reaa_one ;if not, read another byta
pop DS ; restore CP/M«s DS
mov BX, offset MB overflow ; reset dest to overflow
;read from MBB FIFCbuffer into dma area
Bead_one:
mov AL,3S:MBE rdata reg ;read a byte into accum
mov rBX],AL ~ ~ ; load accum into dma area
inc BX ; increment index
loop Read_int ;dec CX, loop if not zero
push ES ;save ES for call
call Mbb30_»ait ; wait for controller
pop ES ; restore ES after call
mov ES: .MBP__cmnd_reg,MB inhint_cmd ;clear cont int
pop ES "* ; restore register
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t sect on trie
# to log sect*
or the loop
ge 0, no xlar
add skew between pages
clear carry
mod to # or cages
jump if positive (CF = 0)
went (-) , add back #pages














mov AX,^B track ta
mov MB_bu5 no, AH
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rem: Mbb80 Init, MbbSO Read,
Mbb80~arite.
s status ol MBB cont for busy
checking (wait) until not busy
in - none
cut - Pxcne
; address of cont base
;load ES to addr buoble
us reg ;g€t status register
cm3 ; is it all zeros ?
; if sc, keep checking
us reg ;get status register
cma ;see if busy, and to mask


























































































































a sector to bubble
n - none

















lat ;get 1st page# of sector
ity to controller
; address of c
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* PRINT MSG subroutine *
called from: INIT, Dk Print_Err
,
Trap_Hanaier.
** Prints a message to the console.
** parm in - address of message in BX.
** parm out - none
mov AL,[BX] ;g€t next char from message
Print_Msg:
test AL,AL ;is it zero - end of message
181

jz Pmsg ret ;if zerc return
mov CLfJ.L ;lcad parm for call
push BX ;save address of message
call CONOUT ;print it
pop BX ;rc£tore address of message
inc BX ;n€xt character in messagejmps Print_Msg ;n€xt character and loop
Pmsg^ret:
ret
* TRAP HANDLES sufcrcutine *
; called from: Vectored to from CP/M interrupt
Trap__Handler : ; ** handles all traps.
; ** parm in - none
; ** parm out - none
cli ;blcclc interrupts
mov AX,CS
mov DS,AX ;g€t our data segment
mov BX, offset msg^inttrap




* UCON ECHO subroutine *
*i^i|^3|^:iit^^1^m********^t****W*****************m******************
called frcm: DK Execute Cmd.
** get and echo'a console char and shift
** to upper case.
** parm m - none
** parm out - returns char read in AL
call CONIN ;g6t a console character
push AX ;save input parm
mov CL-AL ;lcad parm for call
call CONOUT ;echo to console
pop AX ;re£tore input parm
cmp AI, 'a'
jb Ocon ret ;l€ss than 'a* is oJc
cmp ALr'^z*
ja Ocon ret ;greater than »z' is ok




. A T/Htt*^ftTk7lH>t*********:ilt*^**Tti7ltiit^:$'mfili)lt3i^m*iltm***************^ ******
;* DATA SEGMENT AREA *
(Sata_offset equ offset $
DSEG
org data_cffset ;contiguous with code seg
** Variables **
include config.def : configuration table for all devices
d97ice_tyDe db disk type ;type of dev (default=f Icppy)
disk db ~ ;disk number
DK disk db OOH ;floppy disk controller disk #
DK'err coda db OOH
182

DK err hiinx db OOH, 020He022H eOOH-OaUH, 00H,00H,00H,026H
DK"€rr~loinx db OOH, C2li .04H,06H,08H,OaH,OcH,0€H.OlOH
" ~ db 012H,014H,016H.018H,01aH,01cH,01eH
DK_€rr table dw ^rO, sr 1 ,er2,er3 ,€r4 ,er5
dw er6,er7 ,er8,er9, €rA. erB
dw erC.€rD.er£rerF,€rlO,er20
dw er40,Gr80
DK_ioFb_addr dw ;addr of iopb (channel command)
;This is the iSBC 20 2 iopb (channel command - 7 bytes)
DK_iopb db 080H ;iopb channel word
DK_ic_com db
DK_sGcs_tran db 1 ;numter of sectors to xfer
track db ;trac)c to read/write
sector db ;sector to read/write
DK_dnia addr dw OOOOH ;daa addr for iSBC 202
;Er.d of iopb
DK_rtry_cnt db ;disk error retry counter
dma offset dw 0080H ;DMA offset (default)
dma'segment dw ;DMA segment
icfcyte db
•
iocal_staclc rw 32 jlocal stack for initialization
stack_base equ offset $
•
MB bub no rb 1 ;bubbl€ device number 0-7
MB^confbase dw OOOOH :segment base addr for contr*ler
MB_ov6rflow rb ]Mb buflen - sector_size) ;read overflw
MB_page_no rw 1 ~ ;bubfcle page number
MB_secTor rb 1 ' ibubfcle sector number (1-80)
;Each entry in the track tarle corresponds to one of the
; 2a tracks on the MBB-80. Ihe 1st byte in each entry is the
; bubble number; the 2nd byte in each entry is the starting
; sector number for that track on that bubble device.
MB track table dw OOOOH, 001aH,0034H,0100H,0 11aH,0134H
dw 0200H,021aH,023aH,0300H,031aH,0334H
dw 0400H,0 41aH,0 43 4H,05 00H,0 51aH,053 4H
dw 0600H,061aH,0 634H,0700H,0 71aH,073 4H
** string data area for console messages
erC db cr, If, 'Null Error ??«,0
eri db cr,lf, • Deleted Record :*,0
er2 db cr.lf,'CHC Error :* ,0
Gr3 equ erO




ere do cr .If , 'Address Error :* ,0
erS equ erO




erE 45 cr,lf,'No Address Mark :»,0
erE db cr, If, 'Data Mark Error : • ,0
erIO db cr, If, 'Data Overrun-Underrun :*,0
er20 db cr,lf,' Write Protect :»,0
er40 db cr, If, 'Write Error :*,0
er80 db cr, If, 'Drive Not Heady : ' ,0
[nsq_inttrap db cr,lf











db 'CP/M-ee Version 1
db 'Loading CP/M from
db 'Loading CP/M frcm an MBB-80. . • ,cr ,lf ,
;loader_bios
0' ,cr-lf ,0






db ' System Generated 11/05/81'
db cr.lf 4 'Modified for iSBC 202 Disk and
db 'MBB-SO Bubble' ,cr, If ,0
;not loader bios
;r€ad in disk definitions
include dkprm.lib





db 1 ; 1 segments
dw tpa segment ; 1st seg starts after BIOS
dw tpa~lenqth ; and extends to high BAM
equ offset I
aqu (last cffset+0400H*15) / 16
equ addr_'High_ram - tpa_segment
db ;for GENCMC to fill last address
*4 3ii9i(9i(*:(e]K3tc9ic*3k:((9i::ie end of Variables **********'»!5i«*********5it***


















;pad to bdos call vector
2* (bdos_int_type - 1)
1 ;addr of bdos_int call offset
1 ;addr of bdos int call segment


























rb 1 ; Is byte for
rb 1 ;ms 2 bits fo
rb 1 icommand regi
rb 1 ;,read data re




rb 1 ;ls byte for
rb 1 ; ms 2 bits fo
rb 1 Is byte for
rb 1 ;ms 2 bits fo
rw 1 , internal use
rb 1 ;,pag€ size re
;TI use only.rw 1





































«4ic:(c*A*** end of Controller and Port definitions ***•«***
* End of CF/a-86 Customized BIOS *
END
FILENAMES: Pascal = dkprm . def . text
CP/M = dkprm. def => dkprm. lib
The following is the disk definition for
the customized 3T0S, CP/M-86. It is for the
Intel 202 disk controller (double density)
and the J1BB-80 magnetic bubble device cont-
roller. DD drives are #0 and #2, and the
bubble is #1. This definition includes all
physical parameters for each device as req-
uired by CP/M-96 for its •GENDEF» program.
A file produced by 'GENDEP* from tnis file
is included in the BIOS during assembly.
See CP/M-86 manuals for explanations.
diskdef 0,1, 52,, 20 48, 24 3-128, 128,
2




FILENAMES: Pascal = CONFIG .DEF. TEXT
CP/M = CONFIG. DEF
This file describes the logical mappings between
CP/M disk numbers and the disk device-dependent
information. CP/M-86 allows for up to 16 disks,
numbered from to 15 decimal.
This implementation is generated for 3 CP/M disks.
num_log_disks egu 3 ;# of logical CP/M disks defined
The following table describes what type of device
corresponds to each logical CP/M disk number, fhers
musr be one entry for each CP/M disk defined, with a
maximum of 16 entries. This implementation only recog-
nizes two types: iSEC 202 and MBB-80 disks.
CP/M disk #0 and *2 map tc iSBC 202, while CP/M disk
#1 maps to an MBB-80.
(ievice_table db disk_type,mbb80_typ€, disk_type
The following table maps logical CP/M disk numbers to
iSEC 202 controller disk numbers (0-3 only, since this
iiplementation has 1 iSBC 202 controller). All CP/M
disk numbers preceeding the last iScC 202 disk must have
an entry -- null, if not an iSBC 202 disk.
This implementation defines CP/M disk tO and #2 to
iSEC 202 controller disk numbers #0 and #1.
DK null egu OffH
DKllogical_table db OOH,DK_null, 01H
The following table maos logical CP/M disk numbers
tc MEB-80 controller base segment addresses. All
CP/M disk numbers defined must have an entry (for
initialization) -- if no MEB-80 exists at a logical











PROGRAM LISTING OF I1B80RO(1. Ad6
FIIINAMES: Pascal = MB805CM.TEXT
CP/M = ME80HOM.A86
title 'Customized ROM Boot Loader*
ECM bootstrap for CF/!l-86 on an iSEC 86/12A
with the




* This Customized ROM leader for CF/M-36 has *
* the following hardware configuration: *
* Processor: iSEC 86/12A *
* Disk Controller: Intel SBC 201 or 202 *
* Bubble memory: aBE-80 with aemcry-mapped I/O *
* Memory model: 8080 *
* *
* Programmers: J, A. Neufeld, M.S. Hicklin *
* Revisions : *
* Ihis is the BOOT ROM which is resident *
* in the 957 monitor. To execute the boot *
* the monitor musT be brought on-line and *
* then control passed by grfdUzO or by
* qffd4:0004. The first monitor command *
* will boot to an iSEC 202 disk and the *
* second command will boot to an MBB-30. *
* First, the ROM moves a copy of its data *
* to RAM at location OOOOOH, then it *
* initializes the segment registers and the*
* stack pointer. The 18259 peripheral int- *
* rupt controller is setup for interrupts *
* at 10H to 17H (vectors at 00040H-000|fH) *
* and edge-triggered auto-EOI (end of m- *
* terrupt) mode with all interrupt levels *
* masked-off. Next, the appropriate device*
* controller is initialized, and track *
* sector 1 is read to determine the target *
* paragraph address for LOADER. Finally, *
* the LOADER on track O sectors 2-26 and *
* track 1 sectors 1-26 is read into the *
* target address. Control then transfers *
* to the LOADER program for execution. ROM *
* contains the even memory locations, and*
* ROM 1 contains the odd addresses. BOOT *
* BOM uses RAM between OOCOOH and OOOFFH *
* (absolute) for a scratch area. *
* :* ;^ ;(t«*«*« * H 3t(« * 3»(;|e >!e 3k :4i*«* ale* 4c * :* :|i* :4i« «« « in*« :4c :((:te :^ :(c 4c
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OdH ;ascii carriage return
01H ;typ€ for iSBC 202 disk
OaH ;Ascii line feed
02H ;type for MBB-80 disk
OffdUH ;£;ase of this code in ROM
128 ;CP/M sector size
0c8H ;offset for trk 1, for DMA
CONP data
CONP~status









Disk Controller command bytes and masks (iSBC 202)
DK_chkint_mask equ OOUH
CK home cmd equ GG3H
DK_read"cffld equ 004H
;mask to check for DK interupt
;move to home position command
;r€ad command























low addr byte of iopb
high addr byte of iopb





MB_pages sec equ 8
MB_pagesize equ 18
MB tOsI page equ
MB t0s2~page equ 12
ME~t1s1"paqe equ 312
buffer length for MBB sector
;segment base addr fcr contr
tubcle devices are #0-#7
# of pages on each device
# of pages per logical sector
bubble device page size
starting page# for trkO,sect1
startjing page# for trkO,sect2
starting page* for trkl^sectl
Magnetic bubble ccmmand bytes and masks (MBE-80)
ME_chkbusy_cmd eau 020H
MB chkint mask equ 080H
ME~inhint~cmd equ 080K
;is controller busy ? status
;mask to chk for MBB interupt







equ 01H '.initialize the contrcller
sgu 010H ;multi-page mode operation cmd
equ 012H ;multi-page read command
equ OUOH ; reset the contrcller
INTEL i8259 Programmable Interrupt Controller
PIC 59p1
PIC_59p2
equ OCOh ; 8259a port
equ 0C2h ; 8259a port 1
. 4c *3(i3|i#3^***3ie :«(:*: «4c ENTRY POINT AND MAIN CODE *****************
CSEG romseg
;Enter here with gffdU:0 command for iSBC 202 boot
mov DL-disk type ;set boot type to diskjmps Start Boot ;go start code
;Enter here with glfd4:000a command for MBB-80 boot
mov DL, mbbSO type ;set toot type to mbbSO
Start boot:
;move our data area into RAM at 0000:0200
mov AX,CS ;pcint OS to CS for source
mov DS,AX
mov SI,databegin ; start of data
mov DI, offset ram start loffset of destination
mov AXrO ;s€t dest segment (ES) to 0000
mov ES,AX
mov CX, data_length ;how much to move in bytes
rep movs AL, AL ;move from eprom, byte at a time




mov SP,st.aclc_of fset ;init srack segment/pointer
eld ;cl€ar the direction flag
;Setup the 3259 Programmable Interrupt Ccntrcller
mov AL,013H
"'
" 8259a ICM 1
;s€t DS segmentate 0000, now in RAM














mask all levels off
if^ni:^if:^:^^i*icif* BRANCH TO SELECTED DEVICE FOR BOOT **********
;dsterinine if booting to iSEC 202 or to a MBB-80
cmp DLfdisk type ; is this a i202?
jne Boot_Mb580 ;if not, boot to mbb80
**4<3k**:4c:4c^«:«*4i:<c:4(*A i S EC 202 BOOT CODE *********************
Ecct_i202: ;also return here on fatal errors
;Reset and initialize the iMDS 800 Diskette Interface
in AL, DKP_result_type ;clear the controller
in AL,DKP_r ?sult byte
cut DK? r^set.AL TAl is dummy for this command
;home the iSBC 202
mov DK io_com.DK hcme_cmd ;load io command










































































































ad cmd :all io now rea
^he GENCMD header re




read track 0, se
GENCMD header re
segment loc for
to AX to manipul





read trk 0, sect
at next place in
compute offset f
add in what aire





start at track #


















































































































































; pages per bubble device
AL ;lccpsize lew byte
AH ;loopsize hi byte
B_pag€size ;load page size
e controller
;reset mask byte
; issue reset command
vice
; count for locp-# of devs

































































































































mov 3X, abs_location ;addr of dest in RAM
add BX, start trki ;add those already read
mov CL,4 ~ ;conv^rt to 16-bit addr
sal 3X,CL ;shift segmsnt




mov CH, 26*MB pages_sec ;# of pages to transfer
call MDb80_Rlad ;raad trk 1, sects 1-26
:i(:«*3k3ic3|c:4e*«:* «««)«« pASS CONTBCL TO LOADEfi *************
Jump To_Load€r:
"mov ES,abs location ;segment addr of LCADSR
mov leap segment^ES ;load
;setup far lamp vector
mov l€ap_of t set .0 ; offset of LOADER
jmpf dword ptr leap.offset
!ic)k*3|c^««*:(c4e*«4i«**:** £ND OF MAIN CODE **********************
.:lt4«*34e«:4c4c9k4c:(e BEGINNING OF SUBROUTINES **************'»«******
;* CCNIN subroutine *
jcalled from: Ck Ex€cute_Cmd.
Conin: ;** returns console keyboard character
;* parm in - none
:* parm out - returns character in AL






see if ready-bit 1-is set
if not, it IS zero and net ready
ready, so read character
remove parity bit
* CONOUT subroutine *
it ^f7liiiit*********:¥**if:'ii ******* *********m***^**********
;called frcm: Print Msg.
Coccut: ;** write character"to console keyboard.
;** parm in - character to be output in CL
;** parm cut - none
in AL,CONP_status ;get console status
and AL,
1
;se€ if ready-bit 0-is set
jz CONOUT ;if zero, not ready-keep checking
mov AI,CL ;lcad input parm to AL for out
out CCNP_data,AL ;output character to console
ret
*:^itik*:ti3tii^3tf*ciH-*tilf*7li:tc*3lt****************3^**********M:ili:lfMtHHIf:$iM***:te
* DK EXECUTE CMD subroutine *
**ilt:li*:ifiilcif:^:lK*****W*******Tli**********^ir***'li:i^*****M****:rm****^
;called frcm: in-line from Boot_i202.
Dk_Execute_Cmd: ;** Executes a disk read/write command
;* parm in - DMA addr in BX
.
;** parm cut - none
;send iopb to disk controller via two ports (2 bytes)
Send_iopb:
in AL,DKP result type ;clear the controller
in AL.DKP^result^byte ;cl€ar the controller








































DKP iopb low,AI routput low byte of iopb addr
AL,lH ~ ;lcaa high byte to kL for output
DKP iopb_high,AL ;out high byte of ioct addr



























atus ; get disk status
kint mask ; interrupt set?
Jif not, keep checking
pt signifies I/O completion
suit type ;get reason for interrupt
Twas I/O complete ?
ult ;if so, go check the result byte
pb ;if not, go try again
yte tor errors
suit byte ;get result byte
Tis I/O complete?
r ;if not, fatal error
;ch€ck for error in any bit
te_ret ;no errors, go return
;cl€ar CL for counter
;ch€ck each tit of result
;ccunt each bit
;t€st each bit
;zero, go check next
;not zero, error, inc count
;cl6ar high
;double for idx to word table
load BX as index
BX,errtbirBX^ ;get addr of error msg
appropriate error message
print Msq ;write msg to console
;wait for key strike
;th€n start all over



























































in - EX i
tarting p
he # of s































g,MB_fflpage_cmd ;multipg mode cmd
er for transfer
_lo,AL ;page select Ig byte
hi. AH ;pag6 select hi byre
'0 transfer = pages/sector
_lo,ca ;#pages to xfer
_hi,0 ;hi byte of # is
c receive data
; clear high byte of CX
;save # sectors to xfer
;count for loop-buff size
and issue read command
bub,0 ;trks 0,1,2 on dev #0




mov AL,ES:MBF int flag ; get interrupt status
and AL.MB chkint mask ; interrupt set ?
jz Reaa int ~ : if zero, keep checking
;see if read enough from bubble sector to fill sector
cmp CX, (MB_bufl€n - sector size) ;xferred enough?
jnz Read one ; il net, read another byte
push BX ;save location in RAM
;read from M3B FIFO buffer into dma area
B€ad_one:
mov AL,ES:MBF rdata reg ;read a byte into accum
mov rEX],AL ~ " ;load accum into dma area
inc BX ; increment index
loop Read int ;dec CX, loop if not zero
pop BX " ;restore last pes in RAM
>p CX ; restore # sects
)op Read a sector :read next sector
pop to xfer
loo ;
call MbbSTJ TJait : wait for controller
mov ES:MBP_cmnd reg ,MB_inhint_cmd ;ci6ar cent int
ret
~
* MBB80 WAIT subroutine *
;called from: Boot_Mbb80, Mbb80_Read.
Mbt80_Wait: ;* checks status of MBB cent for busy
;** keeps checking (wait) until not busy
;** parm in - none
;** parm out - none
3 e€ 2 er o i
mov' AL, ES: MBF status reg ;get status register
and AL, MB_chk"Eusy cmH ; is it all zeros ?
jz See_zero " ; if so, keep checking
Cont_Dusy
:
mov AL,ES:MBP status reg ;get status register
and AL,MB chk'Eusy_cm^ ; see if busy, and to mask
jnz Cont nusy ; if busy, check again
ret
* PPINT MSG subroutine *
;called from: Dk Execute Cmd.
Print Msg: ;** Prints a message to ^he console.
~
;** parm in - address of message in BX.
;** parm cut - none
mov CL,[3X] ;g€t next char from message
test CL,CL ;is it zero - end of message ?
jz Pmsq_ret ;if zero return
push BX ;save address of message
call Conout ;print it
pop BX ;r€store address of message
inc BX ;n€xt character in messagejmps Print_Msg ;n6xt character and loop
Pmsg_ret:
rer
*:»*****:tc:(t:tc«*«X3k gJJD OF SOEROOTINES ***********************
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;Iiiiag€ of data to be moved to BAM
Satabegin aqu offset $
A template iSBC
Er.d cf iopb
202 iopb (channel command - 7 bytes)
db 080H ;iopb channel word
db ;io command
db ; number c£ sectors to xfer
db ; track to read
db ;sector to read
















































Sataend equ offset $
5ata_length equ dataend-databegin
reserve space in RAM for data area





















(channel command - 7 bytes)
;iopt channel word
;io command
;numter cf sectors to xfer
;track to read
;sector to read

















































i; stack from here down
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; 128 byte sector will be read in here-GENCMD header

































rb 1 ;ls byte for
rb 1 ;ms 2 bits f
rb 1 ;comniand reg
rb 1 ;read data r
rb 1 ;write data
rb 1 ;status regi
rb 1 ;ls byte for
rb 1 ;ms 2 bits f
rb 1 ;ls byte for
rb 1 ;ms 2 bits f
rw 1 ;internal us
rb 1 ;pag€ size r
rw 1 ;TI use only
rb 1 ;two uses: s
equ MBP select bub
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